

# High-Performance Logic and Memory Devices Based on a Dual-Gated MoS<sub>2</sub> Architecture

Fuyou Liao,<sup>†,¶</sup> Zhongxun Guo,<sup>†,¶</sup> Yin Wang,<sup>†,¶</sup> Yufeng Xie,<sup>†,¶</sup> Simeng Zhang,<sup>†</sup> Yaochen Sheng,<sup>†</sup> Hongwei Tang,<sup>†</sup> Zihan Xu,<sup>‡</sup> Antoine Riaud,<sup>†</sup> Peng Zhou,<sup>\*,†</sup> Jing Wan,<sup>‡</sup> Michael S. Fuhrer,<sup>||,⊥</sup> Xiangwei Jiang,<sup>#</sup> David Wei Zhang,<sup>†</sup> Yang Chai,<sup>\*,§</sup> and Wenzhong Bao<sup>\*,†</sup>

<sup>†</sup>State Key Laboratory of ASIC and System, School of Microelectronics, and <sup>‡</sup>State Key Laboratory of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai 200433, China

<sup>§</sup>Department of Applied Physics, The Hong Kong Polytechnic University, Hong Kong, China

<sup>||</sup>ARC Centre of Excellence in Future Low-Energy Electronics and <sup>⊥</sup>School of Physics and Astronomy, Monash University, 3800 Victoria, Australia


<sup>#</sup>Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

<sup>\*</sup>Six Carbon Tech. Shenzhen, Shenzhen 518106, China

## Supporting Information

**ABSTRACT:** We demonstrate dual-gated (DG) MoS<sub>2</sub> field effect transistors (FETs) in which the degraded switching performance of multilayer MoS<sub>2</sub> can be compensated by the DG structure. It produces large current density (>100 μA/μm for a monolayer), steep subthreshold swing (SS) (~100 mV/dec for 5 nm thickness), and high on/off current ratio (>10<sup>7</sup> for 10 nm thickness). Such DG structure not only improves electrostatic control but also provides an extra degree of freedom for manipulating the threshold voltage (V<sub>TH</sub>) and SS by separately tuning the top and back gate voltages, which are demonstrated in a logic inverter. Dynamic random access memory (DRAM) has a short retention time because of large OFF-state current in the Si MOSFET. Based on our DG MoS<sub>2</sub>-FETs, a DRAM unit cell with a long retention time of 1260 ms is realized. Large-scale isolated MoS<sub>2</sub> DG-FETs based on CVD-synthesized continuous films are also demonstrated, which show potential applications for future wafer-scale digital and low-power electronics.

**KEYWORDS:** MoS<sub>2</sub>, dual-gate, field-effect transistors, inverters, dynamic random access memory cells



## 1. INTRODUCTION

Recently, two-dimensional layered transition metal dichalcogenides (TMDs) have attracted significant fundamental research attention,<sup>1,2</sup> and MoS<sub>2</sub> is one prominent representative.<sup>3</sup> Unlike graphene, which lacks a bandgap, MoS<sub>2</sub> has a direct gap of 1.8 eV<sup>3,4</sup> for a monolayer, producing high on/off current ratio ( $I_{\text{ON}}/I_{\text{OFF}} > 10^8$ )<sup>5,6</sup> and outstanding optoelectronic properties.<sup>7</sup> As a channel material for field-effect transistors (FETs), the ultrathin body also helps suppress short channel effects (SCE),<sup>8</sup> and the lower dielectric constant of MoS<sub>2</sub> ( $\epsilon_{\text{MoS}_2} = 6.8\text{--}7.1$ ) compared to that of Si ( $\epsilon_{\text{Si}} = 11.9$ ) can further suppress SCE as the characteristic length  $L \propto \epsilon^{0.5}$ .<sup>9</sup> Bilayer (BL) and multilayer (ML) MoS<sub>2</sub> are also promising due to their smaller bandgap and higher mobility, yielding larger driving current.<sup>10–12</sup> Therefore, tuning the thickness of MoS<sub>2</sub> provides a greater flexibility for use in various applications, including high-speed transistors,<sup>13</sup> nonvolatile memory,<sup>14,15</sup> ultrasensitive photodetector,<sup>7,16,17</sup> and integrated circuits.<sup>18,19</sup> However, FETs based on BL or ML-MoS<sub>2</sub> suffer from degradation of a larger subthreshold swing (SS) and a


lower  $I_{\text{ON}}/I_{\text{OFF}}$  value<sup>5</sup> due to increased OFF-state current. It is mainly attributed to the single-gate structure and the lack of doping strategies to form p–n junctions at the source and drain regions. The increasing OFF-state current also limits its application in low-power devices and dynamic memories. On the other hand, as the device size keeps shrinking, manipulating and separating the threshold voltage (V<sub>TH</sub>) becomes increasingly difficult due to issues surrounding the ever-challenging doping and gate deposition processes.<sup>20</sup>

Using a dual-gated (DG) transistor structure is a natural solution, similar to that in Fin-FET technology,<sup>21,22</sup> as it provides better electrostatic control over the channel region and is easier to fabricate in 2D-TMDs. DG-FETs also allow both gates to be tuned separately, thus providing an additional degree of freedom for separating and fine-tuning V<sub>TH</sub> in each circuit block. Furthermore, a local DG structure takes this

**Received:** September 24, 2019

**Accepted:** December 13, 2019

**Published:** December 13, 2019



**Figure 1.** (a) Three-dimensional schematic of a MoS<sub>2</sub>DG-FET. (b) Optical image of an as-fabricated monolayer MoS<sub>2</sub> DG-FET. The scale bar is 10 μm. (c, d) Capacitance–voltage curves (below) and measurement connection (above) in the TG and BG modes. (e)  $I_D$ – $V_D$  output curves with forward and backward sweep for various applied  $V_{BG}$  (left),  $V_{TG}$  (middle), and  $V_{DG}$  (right) values (all range from –3 to +4 V with 1 V increments). The thickness of MoS<sub>2</sub> is nearly 1 nm. (f)  $I_D$ – $V_G$  transfer curves by forward and backward sweeping  $V_{BG}$ ,  $V_{TG}$ , and  $V_{DG}$  with  $V_D = 0.1$  V. (g) SS extracted from the BG (black hollow squares), TG (red hollow circles), and DG (blue solid circles) transfer curves for MoS<sub>2</sub> with different thicknesses. The dashed line is 60 mV/dec, and the blue line is the fitting result. (h) Dependence of  $I_{ON}/I_{OFF}$  in DG-FETs on the thickness of MoS<sub>2</sub>.

advantage to its extreme and provides control over  $V_{TH}$  in every single FET in the circuit. For 2D-TMDs, most previously studied devices include a high- $k$  dielectric layer top gate (TG) structure with a global back gate (BG).<sup>23,24</sup> The TG dielectric is typically a thin layer (~30 nm) of high- $k$  HfO<sub>2</sub>,<sup>5,25,26</sup> while the BG is often a 300 nm thick SiO<sub>2</sub> layer.<sup>6,27</sup> Recently, Liu et al.<sup>28</sup> fabricated a small footprint DG MoS<sub>2</sub> FET by global BG and local TG with Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> as BG dielectric and 10 nm BN as TG dielectric. Such a combination of a global BG and local TG can naturally form a DG structure, and the process for fabricating the device is fairly straightforward. A summary of exfoliated MoS<sub>2</sub> DG-FETs in the literature is seen in Table S1. However, such an asymmetric device structure does not retain the advantages of a DG-FET; when the BG and TG are both active with similarly applied voltages, the channel is primarily controlled by the TG because the BG has much lower dielectric capacitance. It is also difficult to integrate it in large-scale circuits as the BG is global and cannot be controlled separately for a single FET.


In this study, a DG architecture with symmetric BG and TG is developed for MoS<sub>2</sub> FETs. Compared to typical single-gated (SG) MoS<sub>2</sub> FETs, such a DG structure provides independent gate control for both local BG and TG, and a high- $k$  dielectric is used in both gates.  $V_{TH}$  and SS can be modulated by tuning the BG and TG separately, providing an excellent channel current ( $I_D$ ) modulation when the BG and TG are electrically connected, similar to the Fin-FET or gate-all-around (GAA) techniques. We then take advantage of the DG structure in a MoS<sub>2</sub> FET to operate a logic inverter in different working modes. A one transistor–one capacitor (1T1C) dynamic random access memory (DRAM) unit cell with ultralong retention time is also presented herein. Finally, we illustrate a practical application, where a die with isolated 81 MoS<sub>2</sub> DG-FETs based on a CVD-synthesized MoS<sub>2</sub> continuous film is fabricated. Such device architecture can be extended to other

TMDs and 2D layered materials, thus providing a new paradigm for this class of devices.

## 2. RESULTS AND DISCUSSION

Figure 1a shows a cross-sectional schematic of MoS<sub>2</sub> DG-FET, where the source/drain electrodes form top contacts with an exfoliated MoS<sub>2</sub> sheet. The channel length  $L$  is 2–4 μm, and a small intentional overlap between the source/drain and two gate electrodes was designed to provide thorough channel control. A detailed device fabrication procedure is described in the Experimental Section as well as Figures S1 and S2. Figure 1b shows an optical microscope image of the as-fabricated monolayer MoS<sub>2</sub> DG-FET. Both BG and TG structures include a high- $k$  dielectric layer (15 nm thick HfO<sub>2</sub>) deposited by using ALD at 180 °C. Unlike the gate-first technique in the BG configuration,<sup>29</sup> the TG requires a 2 nm thick Y<sub>2</sub>O<sub>3</sub> seeding layer to ensure uniform deposition of HfO<sub>2</sub>. The cross-sectional transmission electron microscope (TEM) image of a MoS<sub>2</sub> DG-FET is presented in Figure S3, which exhibits a uniform and compact interface between MoS<sub>2</sub> and HfO<sub>2</sub> with symmetric DG structure.

We further perform  $C$ – $V$  measurements to evaluate the quality of the two resulting interfaces between HfO<sub>2</sub> and MoS<sub>2</sub> sheet and measure the gate oxide capacitance, as shown in Figure 1c,d. During the measurement, the source and drain electrodes are grounded, while a voltage bias is applied to the TG (BG). High-frequency  $C$ – $V$  curves at 1 MHz show a clear transition from accumulation to depletion, similar to that observed in a typical n-type MOS capacitor. Moderate hysteresis and low leakage current (below 10 fA) are observed in ambient conditions, illustrating the high quality of the dielectric layer. Moreover, in a typical MoS<sub>2</sub> FET structure, two different capacitances are considered in series: the capacitance of the gate oxide HfO<sub>2</sub> ( $C_{ox}$ ) and the capacitance of the depleted MoS<sub>2</sub> channel ( $C_{MoS_2}$ ). An equivalent circuit is



**Figure 2.** Electrical characteristics of a monolayer MoS<sub>2</sub>DG-FET. (a) 2D mapping of  $I_D$  as functions of  $V_{TG}$  and  $V_{BG}$  at a constant  $V_D = 0.1$  V. (b) BG Transfer characteristics with  $V_{TG}$  ranging from  $-4$  to  $2$  V in  $1$  V increments. (c) TG transfer characteristics with  $V_{BG}$  ranging from  $-4$  to  $0$  V in  $0.5$  V increments. (d) The extracted  $\mu_{FE}$  (black symbols) and SS (red symbols) operated under the two modes. Square symbols are extracted from curves in (b), corresponding to the BG mode under various  $V_{TG}$ , and circular symbols are extracted from curves in (c), corresponding to the TG mode under various  $V_{BG}$ . (e) A cross-sectional view of the contact region when operated under BG mode with  $V_{TG} < 0$  V (left), and the corresponding energy band diagrams for BG modulation (upper right) and equivalent circuit diagram (lower right). (f) A cross-sectional view of the contact region when operated under TG mode with  $V_{BG} < 0$  V (left), and the corresponding energy band diagrams for TG modulation (upper right) and equivalent circuit diagram (lower right). The solid and dashed lines in the band diagrams correspond to the negative and positive gate voltages, respectively.


shown in the inset of Figure 1c,d. The effective oxide capacitance for both BG and TG can be extracted from  $C-V$  curves as follows. The total capacitance is  $\frac{1}{C_{total}} \approx \frac{1}{C_{ox}} + \frac{1}{C_{MoS_2}}$ ; hence, the MoS<sub>2</sub> channel is under accumulation mode when a positive gate voltage is applied, resulting in  $C_{total} \approx C_{ox}$ . Thus,  $C_{ox}$  of the HfO<sub>2</sub> dielectric can be extracted. The gate capacitance of the TG is estimated to be  $1.1$  pF, which is slightly lower than that of the BG ( $1.55$  pF), partially due to the extra Y<sub>2</sub>O<sub>3</sub> seeding layer. These measured results correspond to the calculated result of TG ( $1.0$  pF) and BG ( $1.59$  pF) capacitance (see Figure S4 for details).

Our MoS<sub>2</sub> DG-FET can operate in three modes: (1) TG mode which sweeps  $V_{TG}$  with fixed  $V_{BG}$ , (2) BG mode which sweeps  $V_{BG}$  with fixed  $V_{TG}$ , and (3) DG mode which sweeps TG and BG voltages simultaneously. Figure 1e shows the drain current  $I_D$  as a function of drain voltage  $V_D$  for a MoS<sub>2</sub> DG-FET biased with various  $V_{BG}$ ,  $V_{TG}$ , and  $V_{DG}$  values. These output characteristics for the BG and TG show typical n-MOSFET behavior, with an ON-state saturation current  $I_D = 75$  and  $36 \mu A/\mu m$  for the BG and TG modes, respectively. The BG mode exhibits a slightly stronger current modulation capability than that of the TG mode, which can be attributed to the extra seeding layer and larger contact resistance ( $R_c$ ) in the TG mode. The DG mode exhibits even stronger electrostatic control than either the BG or TG mode when driven with the same gate voltage, reaching up to  $130 \mu A/\mu m$ . Figure 1f represents transfer curves for the same device. Compared to the device with single BG or TG gating, a steeper switching can be observed under the DG mode, with SS approaching the thermionic limit of  $60$  mV/dec. Figure 1g shows SS as a function of thickness for a batch of DG devices

with different thicknesses. The thickness was measured using atomic force microscopy (AFM) and Raman spectroscopy (see Figures S5 and S6). These results illustrate the level of electrostatic control one can exert over the channel in the DG architecture; the SS values under the DG mode are all smaller than those measured in the SG (TG or BG) situation. The SS is less than  $100$  mV/dec when the MoS<sub>2</sub> thickness is smaller than  $5$  nm. More surprisingly, SS  $\sim 150$  mV/dec is achieved by the DG mode for a  $10$  nm thick MoS<sub>2</sub> device. Under such thickness, it is normally difficult to gate a MoS<sub>2</sub> FET with a single gate (see Figure S7), and this is comparable to that achieved in an SG 1L-MoS<sub>2</sub> FET. Figure 1h shows that thinner MoS<sub>2</sub> FETs have higher  $I_{ON}/I_{OFF}$  values, and  $I_{ON}/I_{OFF}$  can also be improved under the DG mode for MoS<sub>2</sub> films with various thicknesses.

To further investigate the gate modulation mechanism in the DG architecture,  $I_D$  as functions of both  $V_{TG}$  and  $V_{BG}$  is displayed in a 2D diagram shown in Figure 2a. When  $V_{TG} = -4$  to  $0$  V, it shows parallel diagonal contours with a constant current (tangent slope  $\approx 1$ ), indicating that both gates provide similar modulation capability, thanks to the symmetric gate stack ( $C_{BG}/C_{TG} \approx 1$ ). Meanwhile, when  $V_{TG} = 0$  to  $4$  V, the contours are nearly vertical, indicating that  $I_D$  is now mainly modulated by the BG. This intriguing phenomenon can be attributed to the imperfect symmetric device architecture (e.g., top-contacted electrodes), where  $V_{TG}$  only modulates the channel region while  $V_{BG}$  acts on the contact and the channel region.<sup>26,30</sup> This will be explained in further detail later.

More detailed BG transfer characteristics with varying  $V_{TG}$  values are extracted from Figure 2a and shown in Figure 2b. This figure illustrates that the MoS<sub>2</sub> FET under BG mode exhibits a typical n-type FET transfer characteristics curves and




**Figure 3.** (a) Optical microscopic image of an as-fabricated integrated inverter circuit based on two monolayer MoS<sub>2</sub>DG-FETs connected in series. Scale bar is 10 μm. (b) Voltage transfer characteristics  $V_{OUT}-V_{IN}$  (solid line) for the DG MoS<sub>2</sub> inverter in the BG and DG modes. The corresponding dependence of the inverter gain on  $V_{IN}$  is also shown using short dashed lines. (c) Voltage transfer (solid line) and gain (short dashed lined) characteristics of the DG MoS<sub>2</sub> inverter modulated by varying  $V_{TG}$ . (d) Schematic electrical connection of the logic inverter in the SG (left) and DG modes (right). (e) Comparison of pulse response in the SG (upper panel) and DG (lower panel) modes. The black and red lines show the input and output signals, respectively.

large  $V_{TH}$  modulation from  $-3.3$  to  $+2$  V when  $V_{TG}$  is swept from  $+2$  to  $-4$  V (see Figure S8a). Despite the large  $V_{TH}$  modulation, the  $I_{ON}/I_{OFF}$  remains nearly insensitive to changes in  $V_{TG}$  (Figure S8b). To compare the gate tuning efficiency between BG and TG, the TG transfer characteristics at various  $V_{BG}$  values were also extracted and are shown in Figure 2c. These transfer curves show a more sublinear behavior, as compared with those of BG mode. In other words, the ON-state  $I_D$  under TG mode is easy to saturate, and  $V_{TH}$  shifts from  $-3.3$  to  $+1.3$  V when  $V_{BG}$  drops from  $+2$  to  $-4$  V (see Figure S9a). This modulation of  $V_{TH}$  for the TG is smaller than what was observed in the transfer curves for the BG. Furthermore, the  $I_{ON}/I_{OFF}$  values for the TG show a strong dependence on  $V_{BG}$  (Figure S9b). To further compare the difference between BG and TG mode, the field-effect mobility  $\mu_{FE}$  and SS values are extracted from Figure 2b,c, and shown in Figure 2d.  $\mu_{FE}$  is calculated by the formula of  $\mu_{FE} = \frac{dI_D}{dV_G} \frac{L}{WC_{ox}V_D}$ ,<sup>31</sup> where  $L$  and  $W$  are the channel length and width, respectively, and  $C_{ox}$  is the capacitance of the gate oxide. It is noteworthy that  $\mu_{FE}$  extracted from the BG mode is nearly independent of  $V_{TG}$  (about  $18 \text{ cm}^2/(\text{V s})$ ); nevertheless, the  $\mu_{FE}$  extracted from the TG mode increases from 1 to  $25 \text{ cm}^2/(\text{V s})$  as  $V_{BG}$  increases from  $-4$  to  $1$  V, mainly because  $V_{BG}$  can also modulate  $R_C$ .<sup>32,33</sup>

The DG structure also influences the value of SS. We then perform further analysis by focusing on the contact regions, as shown in Figure 2e,f. For the case of BG operation, when  $V_{TG} < 0$ , the top layer of MoS<sub>2</sub> is depleted, and the electron injection path can be either from point “A” to “B” or from “C” to “B” and then into the MoS<sub>2</sub> channel (Figure 2e, left). This also results in an extra “plateau” shown in the upper right of Figure 2e, and the corresponding equivalent circuit diagram is shown in the lower right of Figure 2e. For the case of TG operation, when  $V_{BG} < 0$ , most electrons are injected from point “A” to the MoS<sub>2</sub> channel to form an optimized path with lowest resistance (Figure 2f, left), similar to that of a

conventional MOSFET. The corresponding energy band diagram and equivalent circuit diagram of TG mode are shown on the right of Figure 2f. In this case, the top contacted source/drain electrodes fix the Fermi level of the MoS<sub>2</sub> and screen the electrical field from the TG,<sup>34</sup> so SS only depends on the TG control to the channel MoS<sub>2</sub>, leading to a smaller SS compared with that of the BG mode. It is indeed confirmed in Figure 2d, where the SS extracted from the TG mode (SS  $\sim 100 \text{ mV/dec}$ ) is smaller than that of the BG mode (SS  $\sim 130 \text{ mV/dec}$ ), when the control  $V_G$  ( $V_{BG}$  in the case of TG mode, and vice versa) is negatively applied (from  $-4$  to  $-2$  V). However, when the control  $V_G$  is large enough to turn on the opposite surface of the channel, it provides an extra path for the current, and thus SS starts to increase. In Figure 2d, it is also noteworthy that the degradation of SS for TG mode begins when  $V_{BG} \sim -2.0$  V, earlier than that of the BG mode ( $V_{TG} \sim -1.0$  V), which is mainly due to the  $V_{BG}$ -dependent  $R_C$ , as discussed above. Therefore, we can conclude that the BG mode provides a larger working current which is suitable for high-speed application, while the TG mode provides a steep switching for low-power electronics.


On the basis of these advantages of the DG architecture for use with MoS<sub>2</sub>, we proceed to pursue its practical application in logic circuits by fabricating a logic inverter. One MoS<sub>2</sub> DG-FET was used as a switch element, as shown in Figure 3a. To illustrate the  $V_{OUT}-V_{IN}$  voltage transfer characteristics (VTC) in the BG and DG modes, a  $100 \text{ M}\Omega$  resistor load was used for a simple comparison, as shown in Figure 3b. When the logic inverter operates in the BG mode, i.e.,  $V_{BG}$  acts as the input voltage and  $V_{TG} = 0$  V, the switching threshold voltage is  $-3$  V and the inverter gain (reciprocal of  $dV_{OUT}/dV_{IN}$ ) is  $\sim 3$ . Meanwhile, the switching threshold voltage in the DG mode increases up to  $-1$  V, and the gain nearly doubles ( $\sim 5.3$ ), which indicates that better performance can be realized in the DG mode. We also explore the inverter VTC in the DG mode by tuning the driving voltage  $V_{DD}$  from  $0.5$  to  $3$  V (see Figure



**Figure 4.** A 1T1C DRAM unit cell based on one MoS<sub>2</sub>DG-FET and one parallel-plate capacitor. (a) Optical micrograph of a 1T1C cell consisting of an  $\sim 3$  nm MoS<sub>2</sub> DG-FET and a MIM capacitor on a sapphire substrate. The upper left image shows the fabrication step after a MoS<sub>2</sub> flake is transferred to the buried BG. (b) Schematic illustration of the operation of a DRAM cell with input and output signals. (c) Circuit of the DRAM cell in the TG mode. The internal resistance of the oscilloscope  $R$  is not part of the memory cell and is used to read the current flow during reading and writing operations. (d) DRAM operation with 10 ms hold time. The red and purple waves are applied to the bit and word lines, respectively, and the output current (extracted from the voltage across  $R$ ) is shown in the black curve. (e) The same measurements as those in (d), but with 700 ms hold time. After such delay, the readout current has the same sign as that of the write pulse, indicating that the stored charge has been lost. (f) DRAM cell in the DG mode. (g, h) Corresponding memory operation with 10 and 700 ms hold times, respectively. (i) Readout current in the TG mode with hold time varying 300 to 800 ms in 100 ms increments. (j) Readout current in the DG mode with hold time varying from 600 to 3500 ms. (k) Calculated retained charge as a function of hold time in the TG (red) and DG modes (black) in our DRAM cell.

S10). A larger gain ( $\sim 10$ ) is obtained when  $V_{DD}$  increases to 3 V. The  $V_{TG}$ -dependent output characteristics are also shown in Figure 3c. The VTC transition voltage  $V_T$  of the inverter can be tuned from  $-0.5$  to  $-3.8$  V with stable gain ( $\sim 3.5$ ) as  $V_{TG}$  increases from  $-4$  to  $+1$  V, indicating that  $V_T$  can be controlled separately using one gate in the DG MoS<sub>2</sub> inverter, providing more flexibility in applications requiring low power consumption.

We also tested a depletion-load inverter based on two MoS<sub>2</sub> DG-FETs connected in series, as shown in Figure 3d. The response from the inverter circuit was measured with  $V_{DD} = 1$  V while driven with a 10 kHz square-wave input signal in SG and DG modes, as shown in Figure 3e. Although the average propagation delay time ( $\tau_p$ ) in the DG mode slightly exceeds 1.5  $\mu$ s, which is rather limited due to parasitic capacitance from the D/S region, it is still much greater than the  $\tau_p$  value for the



**Figure 5.** (a) Photograph of a die with isolated 81 DG-FETs based on a CVD grown MoS<sub>2</sub> bilayer film. The inset shows a magnified optical microscope image of a single MoS<sub>2</sub> DG-FET. (b) Room temperature transfer characteristics as functions of  $V_{BG}$ ,  $V_{TG}$ , and  $V_{DG}$  with  $V_D = 0.1$  V for a typical monolayer and bilayer MoS<sub>2</sub> DG-FETs shown in (a). (c) Comparison of  $I_{ON}$  (left) and  $I_{ON}/I_{OFF}$  (right) for 7–8 DG-FETs based on monolayer and bilayer MoS<sub>2</sub>. (d) SS and  $\mu_{FE}$  of the monolayer and bilayer MoS<sub>2</sub> DG-FETs operating in the DG mode.

SG inverter ( $7.5 \mu\text{s}$ ), confirming that the DG structure is better suited for realizing high-speed applications.

For DRAM applications, the OFF state and leakage currents affect the memory retention time which is an important factor for low-power operation. Our MoS<sub>2</sub> DG-FET can be further used in memory devices due to its excellent electrostatic control of the channel current. For a preliminary demonstration, a 1T1C DRAM unit cell was fabricated on a sapphire substrate, as shown in Figure 4a. In this circuit, a metal–insulator–metal (MIM) capacitor with a total capacitance of 102 pF was formed and integrated with a 3 nm thick MoS<sub>2</sub> DG-FET (see Figure S11 for more details). The response from the 1T1C cell was measured by using an ac measurement technique (see Experimental Section and Figure S12) similar to that used in conventional DRAM arrays.<sup>35,36</sup> We then focus on the retention time, which determines the refresh rate and DRAM power consumption. Figures 4c and 4f show schematic circuits for the TG and DG modes, respectively. The corresponding pulse sequence was measured with an oscilloscope, and the pulse sequence is shown in Figures 4d,e and 4g,h, respectively. During the write operation, one electrode was connected to the MoS<sub>2</sub> DG-FET and acted as the bit line (BL) while  $V_{BL}$  switched from 0 to 1 V. This action simultaneously triggers the word line (WL) voltage  $V_{WL}$ , which is applied to either the TG/BG or DG electrode. The applied  $V_{WL}$  bias switches from  $-3$  to  $+3$  V, where  $-3$  V is the bias in the retention (hold) mode for the memory cell. During the write operation, the MoS<sub>2</sub> DG-FET is in the ON state; thus, the capacitor is charged by  $V_{BL}$ . The write rate is faster under the DG mode due to better channel control. To read the data, the voltage drop on the storage-node capacitor is compared with one-half of  $V_{BL}$  ( $0.5$  V in this case), and the amount of stored charge is determined by the sign and value of the current through the capacitor. While the capacitor discharges, the read operation results in a negative current spike, i.e., the

current changes direction. This is observed in both Figures 4d and 4g when a hold time  $t_{HOLD} = 10$  ms is applied. However, when  $t_{HOLD} \sim 700$  ms, the sign of the current remains the same in the TG mode (Figure 4e). This indicates that slow charge leakage from the storage node primarily occurs because  $I_{ON}/I_{OFF}$  for the MoS<sub>2</sub>-FET in the TG mode is limited; thus, the voltage across the capacitor drops below  $0.5$  V applied to the bit line. In the DG mode, thanks to the superior electrostatic control over the channel current, the subthreshold leakage is much smaller than that in the TG mode, leading to a longer retention time (Figure 4h).

To further characterize the retention time  $\tau_{ret}$ , automated measurements were gathered, where write and read pulses were applied in succession while the hold time (i.e., the interval between write and read pulses) was varied. Figure 4i shows the current evolution measured during a read operation in the TG mode, clearly illustrating that the current changes direction when  $\tau_{ret}$  ranges from 500 to 600 ms. However, according to Figure 4j,  $\tau_{ret}$  for the DG mode lasts more than 1000 ms. The remaining amount of charge  $Q_{READ}$  at the start of a read operation is calculated by integrating the current from the beginning to the end of a read cycle over time, and the retention time  $\tau_{ret}$  is defined as the interval time over which  $Q_{READ} = 0$ . Figure 4k shows  $Q_{READ}$  as a function of  $t_{HOLD}$  in the TG and DG modes. One can clearly see that the TG mode provides a larger  $Q_{READ}$  value for a given  $t_{HOLD}$  value.  $\tau_{ret} \approx 540$  ms in the TG mode, which is more than 2 times that of the reference ( $\tau_{ret} = 251$  ms),<sup>37</sup> while  $\tau_{ret} \approx 1260$  ms in the DG mode. This  $\tau_{ret}$  in the DG mode is  $\sim 20$  times longer than the typical refresh interval (64 ms) in conventional DRAM cell.<sup>38</sup> These results suggest that a DG MoS<sub>2</sub>-FET has a potential application for memory devices.

These samples based on exfoliated MoS<sub>2</sub> sheets exhibit excellent device performance. However, devices based on wafer-scale homogeneous films are highly desired for use in

practical applications. Therefore, batch-fabricated isolated 81 MoS<sub>2</sub> DG-FETs with  $L = 10 \mu\text{m}$  and  $W = 40 \mu\text{m}$  were also obtained based on CVD-grown MoS<sub>2</sub> film to demonstrate large-scale integration of our DG architecture for 2D-TMDs, as shown in Figure 5a. The wafer-scale vacuum stacking technique was used to form a desired number of ML-MoS<sub>2</sub> layers, which were transferred to the target substrate.<sup>39,40</sup> The synthesis and fabrication details are illustrated in Figures S13–S15. Figure 5b shows measured BG, TG, and DG mode transfer characteristics based on the wafer-scale monolayer and transferred bilayer MoS<sub>2</sub> films (output curves see Figure S16). The cumulative transfer curves for 8 monolayer and 7 bilayer MoS<sub>2</sub> DG-FETs are displayed in Figure S17. The device uniformity is unsatisfactory, which is probably due to the inhomogeneity of the MoS<sub>2</sub> film and the contamination introduced by the film transfer process. To compare the performance of monolayer and bilayer MoS<sub>2</sub> DG-FETs, we present statistical comparison of  $I_{\text{ON}}$ ,  $I_{\text{ON}}/I_{\text{OFF}}$ , SS, and  $\mu_{\text{FE}}$  of these devices, as shown in Figure 5c,d. Similar to the results from the exfoliated samples, smaller SS and larger  $I_{\text{ON}}$  and  $I_{\text{ON}}/I_{\text{OFF}}$  were achieved under the DG mode than those under the SG mode. In addition, average  $I_{\text{ON}}$  of bilayer MoS<sub>2</sub> DG-FETs in DG mode is about 9 times higher than that of the monolayer, and  $I_{\text{ON}}/I_{\text{OFF}}$  of bilayer MoS<sub>2</sub> DG-FETs in the DG mode is  $2.2 \times 10^6$ , even larger than that of monolayer ( $1.1 \times 10^6$ ). Both bilayer and monolayer devices show similar SS (446–475 mV/dec), but the  $\mu_{\text{FE}}$  of bilayer devices under the DG mode is much larger than that of the monolayer. More importantly, current measurements from wafer-scale bilayer MoS<sub>2</sub> films are already competitive with those from the exfoliated samples, while there is still significant room for improving the quality of CVD MoS<sub>2</sub>, which shows great potential of our DG architecture to be used in practical device applications of 2D materials.

### 3. CONCLUSIONS

We extensively investigated a symmetric DG architecture for MoS<sub>2</sub> FETs. Compared with the SG MoS<sub>2</sub> FET, the primary advantages of the DG structure can be summarized as follows. First, such a structure provides independent control of  $V_{\text{TH}}$  by separately tuning BG and TG. Second, a large output current was observed for MoS<sub>2</sub> films with thickness ranging from 1 to 5 nm, and SS is approximately <100 mV/dec with a large  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $>10^7$ ; these values are competitive with the best SOI devices. Although such symmetric DG structure leads to the increment of complexity of the device integration and integrated circuit, it illustrates a new paradigm for 2D-TMDs-based devices as it takes advantage of their ultrathin nature and provides an extra gate for flexible control of device performance and circuit operation. Finally, to demonstrate the low-power device application, a logic inverter with tunable gain and  $V_{\text{T}}$  and a 1T1C DRAM cell with ultralong retention time were fabricated based on the MoS<sub>2</sub> DG-FETs. Such device architecture can also be extended to other 2D materials.

### 4. EXPERIMENTAL SECTION

**Fabrication of the MoS<sub>2</sub> DG-FET.** The device fabrication begins by patterning a local bottom gate by photolithography on a heavily p-type doped Si substrate with 300 nm SiO<sub>2</sub> or sapphire substrate. Then CF<sub>4</sub> + Ar plasma etching is used to obtain a 30 nm deep trench. 5 nm/25 nm of Ti/Au is then deposited by e-beam evaporation as a bottom gate. Subsequently, the high- $k$  dielectric HfO<sub>2</sub> on the bottom gate is deposited by atomic layer deposition (ALD, MNT-100-4).

During the ALD process, tetrakis(ethylmethylamido)hafnium reacts at 180 °C with H<sub>2</sub>O to form 15 nm HfO<sub>2</sub>. MoS<sub>2</sub> flakes were first mechanically exfoliated from a 300 nm SiO<sub>2</sub>/Si substrate by the classical Scotch-tape technique<sup>41</sup> and then dry transferred to the as-fabricated bottom gate. The 5 nm Ti/30 nm Au contacts are then defined on the MoS<sub>2</sub> sheets via electron beam lithography, evaporation, and liftoff. After liftoff in acetone, the device was annealed at 200 °C in a high-vacuum furnace for 2 h to remove resist residue and to decrease contact resistance. A 2 nm Y layer was deposited by e-beam evaporation and then oxidized in an oxygen furnace as a seed layer for subsequent ALD deposition of 15 nm HfO<sub>2</sub> and 5 nm Ti/40 nm Au of gate electrode onto the channel to form the top gate.

**Characterization and Electrical Measurements.** The thickness of MoS<sub>2</sub> is measured by using an AFM (Dimension Edge, Bruker, USA) and Raman spectra (inVia Raman Microscope, Renishaw, UK). All of the device, inverter, and memory cell characterizations are performed under air at room temperature. Capacitance–voltage characteristics are measured with a KEYSIGHT E4990A impedance analyzer. Electrical characterizations are performed with current–voltage measurements (Agilent, Semiconductor Characterization System B1500a).

**Fabrication and Characterization of the DRAM Cell.** To avoid some unexpected coupling capacitance, there is a non-overlapped region between the gate and the channel region. The  $L$  and  $W$  of this MoS<sub>2</sub> DG-FET are 8 and 11  $\mu\text{m}$ , respectively. The capacitor has an area of  $100 \times 100 \mu\text{m}^2$ , the HfO<sub>2</sub> thickness is 15 nm, and the dielectric constant is 17 for HfO<sub>2</sub>; thus, the total capacitance is 102 pF. A multichannel pulse generator is used for data writing and reading. The voltage pulses on BL and WL are synchronized so that  $V_{\text{BL}}$  is raised 500  $\mu\text{s}$  earlier and decays 500  $\mu\text{s}$  later than the  $V_{\text{WL}}$ . The duration of the WL pulse is long enough to ensure that the capacitor is fully charged. For the pulsed ac measurements, a KEYSIGHT 33600A series waveform generator is utilized. Both the input and output waveform data are monitored with a RIGOL DS1054Z digital oscilloscope. All the testing channels and the circuit shared a common ground terminal.

### ■ ASSOCIATED CONTENT

#### ● Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsaelm.9b00628>.

Experimental methods and supporting characterization data (PDF)

### ■ AUTHOR INFORMATION

#### Corresponding Authors

\*E-mail: [baowz@fudan.edu.cn](mailto:baowz@fudan.edu.cn) (W.B.).

\*E-mail: [ychai@polyu.edu.hk](mailto:ychai@polyu.edu.hk) (Y.C.).

\*E-mail: [pengzhou@fudan.edu.cn](mailto:pengzhou@fudan.edu.cn) (P.Z.).

#### ORCID

Peng Zhou: 0000-0002-7301-1013

Michael S. Fuhrer: 0000-0001-6183-2773

Yang Chai: 0000-0002-8943-0861

Wenzhong Bao: 0000-0002-3871-467X

#### Author Contributions

¶F.L., Z.G., Y.W., and Y.X. contributed equally to this work. Y.X., Y.C., and W.B. conceived the experiments; F.L., Z.G., and Y.W. designed and conducted the experiments. S.Z., Y.S., and H.T. analyzed the results, Z.X., P.Z., and D.W.Z. provided the experiment conditions, and A.R., J.W., M.S.F., and X.J. helped perform the analysis with constructive discussions. The manuscript was written through contributions of all authors. All authors have given approval to the final version of the manuscript.

## Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

This work was supported by the National Key Research and Development Program of China (2016YFA0203900 and 2018YFA0306101) and the Natural Science Foundation of China (Grant No. 61874154). M.S.F. acknowledges support from the Australian Research Council under Grant DP150103837.

## REFERENCES

- (1) Fiori, G.; Bonaccorso, F.; Iannaccone, G.; Palacios, T.; Neumaier, D.; Seabaugh, A.; Banerjee, S. K.; Colombo, L. Electronics based on two-dimensional materials. *Nat. Nanotechnol.* **2014**, *9*, 768.
- (2) Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* **2012**, *7* (11), 699–712.
- (3) Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically thin MoS<sub>2</sub>: a new direct-gap semiconductor. *Phys. Rev. Lett.* **2010**, *105* (13), 136805.
- (4) Kuc, A.; Zibouche, N.; Heine, T. Influence of quantum confinement on the electronic structure of the transition metal sulfide TS<sub>2</sub>. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2011**, *83* (24), 245213.
- (5) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* **2011**, *6* (3), 147.
- (6) Liu, H.; Ye, P. D. MoS<sub>2</sub> Dual-Gate MOSFET With Atomic-Layer-Deposited as Top-Gate Dielectric. *IEEE Electron Device Lett.* **2012**, *33* (4), 546–548.
- (7) Lopez-sanchez, O.; Lembke, D.; Kayci, M.; Radenovic, A.; Kis, A. Ultrasensitive photodetectors based on monolayer MoS<sub>2</sub>. *Nat. Nanotechnol.* **2013**, *8* (7), 497.
- (8) Yoon, Y.; Ganapathi, K.; Salahuddin, S. How Good Can Monolayer MoS<sub>2</sub> Transistors Be? *Nano Lett.* **2011**, *11* (9), 3768–3773.
- (9) Zhu, W.; Low, T.; Lee, Y.-H.; Wang, H.; Farmer, D. B.; Kong, J.; Xia, F.; Avouris, P. Electronic transport and device prospects of monolayer molybdenum disulfide grown by chemical vapour deposition. *Nat. Commun.* **2014**, *5*, 3087.
- (10) Kim, S.; Konar, A.; Hwang, W.-S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo, J.-B.; Choi, J.-Y.; Jin, Y. W.; Lee, S. Y.; Jena, D.; Choi, W.; Kim, K. High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals. *Nat. Commun.* **2012**, *3* (1), 1011.
- (11) Bao, W.; Cai, X.; Kim, D.; Sridhara, K.; Fuhrer, M. S. High mobility ambipolar MoS<sub>2</sub> field-effect transistors: Substrate and dielectric effects. *Appl. Phys. Lett.* **2013**, *102* (4), 042104.
- (12) Das, S.; Chen, H. Y.; Penumatcha, A. V.; Appenzeller, J. High performance multilayer MoS<sub>2</sub> transistors with scandium contacts. *Nano Lett.* **2013**, *13* (1), 100–105.
- (13) Cheng, R.; Jiang, S.; Chen, Y.; Liu, Y.; Weiss, N.; Cheng, H. C.; Wu, H.; Huang, Y.; Duan, X. Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* **2014**, *5*, 5143.
- (14) Lee, H. S.; Min, S. W.; Park, M. K.; Lee, Y. T.; Jeon, P. J.; Kim, J. H.; Ryu, S.; Im, S. MoS<sub>2</sub> nanosheets for top-gate nonvolatile memory transistor channel. *Small* **2012**, *8* (20), 3111–5.
- (15) Bertolazzi, S.; Krasnozhan, D.; Kis, A. Nonvolatile memory cells based on MoS<sub>2</sub>/graphene heterostructures. *ACS Nano* **2013**, *7* (4), 3246–52.
- (16) Yin, Z.; Li, H.; Li, H.; Jiang, L.; Shi, Y.; Sun, Y.; Lu, G.; Zhang, Q.; Chen, X.; Zhang, H. Single-Layer MoS<sub>2</sub> Phototransistors. *ACS Nano* **2012**, *6* (1), 74–80.
- (17) Lee, H. S.; Min, S. W.; Chang, Y. G.; Park, M. K.; Nam, T.; Kim, H.; Kim, J. H.; Ryu, S.; Im, S. MoS<sub>2</sub> nanosheet phototransistors with thickness-modulated optical energy gap. *Nano Lett.* **2012**, *12* (7), 3695–3700.
- (18) Yu, L.; El-Damak, D.; Radhakrishna, U.; Ling, X.; Zubair, A.; Lin, Y.; Zhang, Y.; Chuang, M.-H.; Lee, Y.-H.; Antoniadis, D.; Kong, J.; Chandrakasan, A.; Palacios, T. Design, Modeling and Fabrication of CVD Grown MoS<sub>2</sub> Circuits with E-Mode FETs for Large-Area Electronics. *Nano Lett.* **2016**, *16* (10), 6349.
- (19) Wang, H.; Yu, L.; Lee, Y. H.; Shi, Y.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.; Kong, J.; Palacios, T. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett.* **2012**, *12* (9), 4674.
- (20) Hoefflinger, B. *ITRS: The International Technology Roadmap for Semiconductors*; Springer: Berlin, 2011; pp 161–174.
- (21) Hisamoto, D.; Lee, W.-C.; Kedzierski, J.; Takeuchi, H.; Asano, K.; Kuo, C.; Anderson, E.; King, T.-J.; Bokor, J.; Hu, C. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans. Electron Devices* **2000**, *47* (12), 2320–2325.
- (22) Bin, Y.; Leland, C.; Ahmed, S.; Haihong, W.; Bell, S.; Chih-Yuh, Y.; Tabery, C.; Chau, H.; Qi, X.; Tsu-Jae, K.; Bokor, J.; Chenming, H.; Ming-Ren, L.; Kyser, D. In FinFET scaling to 10 nm gate length, Digest. *International Electron Devices Meeting*, 8–11 Dec 2002; 2002; pp 251–254.
- (23) Bolshakov, P.; Khosravi, A.; Zhao, P.; Hurley, P. K.; Hinkle, C. L.; Wallace, R. M.; Young, C. D. Dual-gate MoS<sub>2</sub> transistors with sub-10 nm top-gate high-k dielectrics. *Appl. Phys. Lett.* **2018**, *112* (25), 253502.
- (24) Nourbakhsh, A.; Zubair, A.; Huang, S.; Ling, X. In 15-nm channel length MoS<sub>2</sub> FETs with single- and double-gate structures. *VLSI Technology* **2015**, T28–T29.
- (25) Bhattacharjee, S.; Ganapathi, K. L.; Mohan, S.; Bhat, N. A sub-thermionic MoS<sub>2</sub> FET with tunable transport. *Appl. Phys. Lett.* **2017**, *111* (16), 163501.
- (26) Tarasov, A.; Campbell, P. M.; Tsai, M. Y.; Hesabi, Z. In Dual-gated field-effect transistors made from wafer-scale synthetic few-layer molybdenum disulfide. *Device Research Conference*, 2014; pp 85–86.
- (27) Liu, H.; Si, M.; Najmaei, S.; Neal, A. T.; Du, Y.; Ajayan, P. M.; Lou, J.; Ye, P. D. Statistical Study of Deep Submicron Dual-Gated Field-Effect Transistors on Monolayer Chemical Vapor Deposition Molybdenum Disulfide Films. *Nano Lett.* **2013**, *13* (6), 2640–2646.
- (28) Liu, C.; Chen, H.; Hou, X.; Zhang, H.; Han, J.; Jiang, Y.-G.; Zeng, X.; Zhang, D. W.; Zhou, P. Small footprint transistor architecture for photoswitching logic and in situ memory. *Nat. Nanotechnol.* **2019**, *14*, 662.
- (29) Lee, J.; Ha, T. J.; Li, H.; Parrish, K. N.; Holt, M.; Dodabalapur, A.; Ruoff, R. S.; Akinwande, D. 25 GHz embedded-gate graphene transistors with high-k dielectrics on extremely flexible plastic sheets. *ACS Nano* **2013**, *7* (9), 7744–50.
- (30) Knopfmacher, O.; Tarasov, A.; Fu, W.; Wipf, M.; Niesen, B.; Calame, M.; Schönenberger, C. Nernst Limit in Dual-Gated Si-Nanowire FET Sensors. *Nano Lett.* **2010**, *10* (6), 2268–2274.
- (31) Pierret, R. F. *Semiconductor Device Fundamentals*; Pearson Education: India, 1996.
- (32) Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS<sub>2</sub> Transistors with Scandium Contacts. *Nano Lett.* **2013**, *13* (1), 100–105.
- (33) Bhattacharjee, S.; Ganapathi, K. L.; Mohan, S.; Bhat, N. A sub-thermionic MoS<sub>2</sub> FET with tunable transport. *Appl. Phys. Lett.* **2017**, *111* (5), 163501.
- (34) Kim, C.; Moon, I.; Lee, D.; Choi, M. S.; Ahmed, F.; Nam, S.; Cho, Y.; Shin, H. J.; Park, S.; Yoo, W. J. Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides. *ACS Nano* **2017**, *11* (2), 1588–1596.
- (35) Sedra, A. S.; Smith, K. C. *Microelectronic Circuits*; Oxford University Press: New York, 1998.
- (36) Sharrush, S. M. Time-Domain Readout of 1T–1C DRAM Cells. *Journal of Circuits, Systems and Computers* **2018**, *27* (01), 1850005.
- (37) Kshirsagar, C. U.; Xu, W.; Su, Y.; Robbins, M. C.; Kim, C. H.; Koester, S. J. Dynamic Memory Cells Using MoS<sub>2</sub> Field-Effect Transistors Demonstrating Femtoampere Leakage Currents. *ACS Nano* **2016**, *10* (9), 8457–8464.

- (38) Liu, J.; Jaiyen, B.; Veras, R.; Mutlu, O. In *RAIDR: Retention-aware intelligent DRAM refresh*, ACM SIGARCH Computer Architecture News; IEEE Computer Society: 2012; pp 1–12.
- (39) Zhang, S.; Xu, H.; Liao, F.; Sun, Y.; Ba, K.; Sun, Z.; Qiu, Z.-J.; Xu, Z.; Zhu, H.; Chen, L.; Sun, Q.; Zhou, P.; Bao, W.; Zhang, D. W. Wafer-scale transferred multilayer MoS<sub>2</sub> for high performance field effect transistors. *Nanotechnology* **2019**, *30* (17), 174002.
- (40) Kang, K.; Lee, K.-H.; Han, Y.; Gao, H.; Xie, S.; Muller, D. A.; Park, J. Layer-by-layer assembly of two-dimensional materials into wafer-scale heterostructures. *Nature* **2017**, *550*, 229.
- (41) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric field effect in atomically thin carbon films. *Science* **2004**, *306* (5696), 666–9.