

Oxidation process by RTP for 4H-SiC MOSFET gate fabrication

A. Constant^{1,2,a}, N. Camara^{1,2,b}, J. Montserrat^{1,c}, E. Pausas^{1,d},
J. Camassel^{2,e} and P. Godignon^{1,f}

¹IMB-CNM, CSIC, Campus UAB, 08193 Bellaterra, Barcelona, Spain

²GES, UMR-CNRS 5650 and UM 2, 34095 Montpellier, France

^aaurora.constant@imb-cnm.csic.es, ^bnicolas.camara@imb-cnm.csic.es,

^cjosep.montserrat@imb-cnm.csic.es, ^desther.pausas@imb-cnm.csic.es,
^ejean.camassel@ges.univ-montp2.fr, ^fphilippe.godignon@imb-cnm.csic.es

Keywords: MOSFET, oxidation, nitridation, RTP, N₂O, H₂ surface pre-treatment.

Abstract. Rapid Thermal Processing (RTP) has been evaluated as an alternative to the conventional furnace process for the gate oxide formation of SiC lateral MOSFETs. We show that this innovative oxidation method has not only the advantage to significantly reduce the thermal budget compared to classical oxidation, but also produces a significant improvement of MOSFET performance when using N₂O as oxidizing gas. Studying different surface preparation before gate oxidation, we demonstrate that *in-situ* surface preparation by H₂ annealing increases considerably the channel mobility and also the electrical stability with respect to constant bias stress at low-field.

Introduction

The 4H-SiC power MOSFET is one of the most promising candidates for high power electric device applications in the next generation. However, inversion channel mobility in 4H-SiC MOSFETs is still far below the value of its bulk electron mobility. The main reason is that the high density of defects encountered at the SiO₂/SiC interface results in charge trapping and Coulomb scattering. Therefore, a suitable oxidation processing technology is a critical issue for the reduction of the specific on-state resistance (R_{on}) in SiC power MOSFETs.

Toward this end, different passivation methods have been studied. The most effective one involves nitridation processes, using either nitric oxide (NO) or nitrous oxide (N₂O) gases. Indeed, MOS devices with oxides grown in N₂O exhibit superior performance and reliability compared to those with oxides grown in O₂ [1] with respect to constant current stress [2, 3]. But the threshold voltage stability of MOSFET with these kinds of oxides is influenced by low-field bias, even at room temperature, for lateral channels [4] as well as vertical channels [5]. Moreover, the main drawback of such nitridation techniques is that applied to SiC thermal oxidation, require a huge thermal budget in conventional furnaces [6]. Instead by rapid thermal processing (RTP) when using high energetic photons as the source of thermal and optical energies, we have already shown that the oxide growth is one or two orders of magnitude faster [7]. Also, the resulting dielectrics exhibit a reduced effective charge and a less defective interface compared to oxides grown by classical N₂O oxidation [7, 8].

In this paper, we have evaluated the use of a RTP furnace for gate oxide formation in N₂O of SiC lateral MOSFETs, and also the electrical stability of the processed devices.

Experiment

The n-MOSFET devices were fabricated on 10 μ m p-type epitaxial layers with a doping concentration of 5×10^{16} cm⁻³ grown on 8° off-axis Si-face n-type 4H-SiC substrates. The source and drain n⁺-regions were formed by selectively nitrogen implantation and subsequently annealed at 1600°C in Ar atmosphere for 30 min. For all the processed wafers, the RTP thermal oxidation was done in 100% N₂O at 1050°C for 10 min, resulting in an average oxide thickness of 45 nm. Then, a rapid post-oxidation annealing (RTA) step was performed under Ar during 3 min *in-situ* when cooling the system down to 800 C.

Two types of MOSFET's have been processed by gate-oxidation:

- Wafer #1 was treated by O₂ plasma
 - Wafer #2 was *in-situ* pre-annealed in a RTP chamber.
- The total processing time for the MOSFETs was *in-situ* a rapid hydrogen annealing a drain contact windows, nickel and a

Results and discussion

Fig. 1 shows typical $I_{ds}(V_{gs})$ and I_{ds} vs V_{ds} for $W = 150 \mu$ m fabricated on the 2 wafers. The devices treated by O₂ plasma cleaning (wafer #1) exhibit better performance than the devices treated by H₂ surface pre-treatment (wafer #2). The results are shown in Fig. 2 for the two wafers. The devices cleaned by O₂ plasma (wafer #1), and




Fig. 1. Electrical characteristics of 4H-SiC MOSFETs with $L_{des} = 4 \mu$ m and $W_{des} = 150 \mu$ m for (a-b) O₂ plasma treatment.




Fig. 2. Field-effect mobility of 4H-SiC MOSFETs with $L_{des} = 4 \mu$ m and $W_{des} = 150 \mu$ m for (a-b) O₂ plasma treatment and H₂ annealing before gate oxidation.

From these results, it appears that the surface defects are reduced more efficiently by O₂ plasma cleaning. Then, once the 4H-SiC surface is cleaned, the defects for the oxidation process

Two types of MOSFETs have been fabricated with varying surface preparation just before the gate-oxidation:
 - Water #1 was treated by O_2 plasma in a Reactive Ion Etching chamber.
 - Water #2 was *in-situ* pre-annealed (passivated/etched) under H_2 at 800°C for 3 min before gate-oxidation in a RTP chamber.
 The total processing time for the MOSFET gate fabrication was only about 30 min when combining *in-situ* a rapid hydrogen annealing as pre-cleaning (water #2). Finally, after definition of source and drain contact windows, nickel and aluminium were deposited by sputtering and patterned by lift-off.

Results and discussion

Fig. 1 shows typical $I_{ds}(V_{gs})$ and $I_{ds}(V_{ds})$ characteristics of 4H-SiC MOSFETs with $L_{des} = 4\text{ }\mu\text{m}$ and $W = 150\text{ }\mu\text{m}$ fabricated on the 2 wafers. It can be seen that MOSFET devices with H_2 surface pre-treatment (water #2) exhibit better performance compared to devices with surface prepared using O_2 plasma cleaning (water #1). The extracted field-effect mobility (μ_{FE}) from the transfer curves is shown in Fig. 2 for the two wafers. High channel mobility $\sim 32\text{ cm}^2/\text{Vs}$ was obtained when using H_2 surface pre-treatment (water #2), which is much higher than for the MOSFETs on wafers pre-cleaned by O_2 plasma (water #1), and comparable to the best devices found in the literature [9, 10].




Fig. 1. Electrical characteristics of 4H-SiC MOSFETs with $L_{des} = 4\text{ }\mu\text{m}$ and $W = 150\text{ }\mu\text{m}$ at V_{ds} varied from 0.1 V to 5 V for (a-b) O_2 plasma treatment before oxidation and (c-d) H_2 RTA treatment prior to oxidation.





Fig. 2. Field-effect mobility of 4H-SiC MOSFETs with $L_{des} = 4\text{ }\mu\text{m}$ and $W = 150\text{ }\mu\text{m}$ for O_2 plasma treatment and H_2 annealing before oxidation.

Fig. 3. Measurement sequence for the threshold-voltage instability measurement for a bias stress of $\pm 12\text{ V}$.



From these results, it appears that the native oxide as well as metal contaminants on SiC surface are reduced more efficiently by *in situ* cleaning in H_2 ambient compared to O_2 plasma cleaning. Then, once the 4H-SiC surface has been properly hydrogenated, there are less initial defects for the oxidation process to take place. The oxidation proceeds through a reasonably clean

an alternative to the conventional ETS. We show that this innovative process the thermal budget compared to MOSFET performance when oxidation before gate oxidation, we increases considerably the channel as stress at low-field.

indicates for high power electronic on channel mobility in 4H-SiC. The main reason is that the high in charge trapping and Coulomb is a critical issue for the reduction

The most effective one involves oxide (N_2O) gases. Indeed, MOS and reliability compared to those [2, 3]. But the threshold voltage by low-field bias, even at room [5]. Moreover, the main drawback oxidation, require a huge thermal processing (RTP) when using high we have already shown that the the resulting dielectrics exhibit a oxides grown by classical N_2O gate oxide formation in N_2O of used devices.

epitaxial layers with a doping e 4H-SiC substrates. The source ion and subsequently annealed at the RTP thermal oxidation was oxide thickness of 45 nm. Then, a r Ar during 3 min *in-situ* when

interface layer. As a result, the traps coming from the interface layer are more efficiently passivated by the creation of deep C-N and Si-N bonds.

In order to examine the electrical stability of the MOSFET devices integrating gate oxide grown by RTP, the influence of a prolonged gate bias of ± 12 V on the threshold voltage and drain current was investigated for MOSFETs with gate dimension of $L/W = 12/150$ μm . A typical cycle used for the bias-stress induced instability measurements is shown in Fig. 3 [4]. It consists in four different gate biasing steps for each stress time. The gate bias was interrupted at fixed times to record the transfer characteristics of the transistor at a drain bias of 100 mV by sweeping the gate bias, while the source electrode was grounded.




Fig. 4. $I_{ds}(V_{gs})$ curves of a 4H-SiC lateral MOSFET with $L_{des} = 12$ μm and $W = 150$ μm , as a function of stress time (t_{bs}) for (a) O_2 plasma treatment before oxidation (wafer #1) and (b) H_2 annealing treatment prior to oxidation (wafer #2).

Fig. 4 illustrates the transfer characteristics variation of 4H-SiC MOSFETs fabricated on the 2 wafers, as a function of the stress time, for a constant bias stress of ± 12 V. For wafer #1, the $I_{ds}(V_{gs})$ characteristics obtained after positive bias-stress (the sweep-down step) exhibit higher drain currents than those obtained after the corresponding negative bias-stress (the sweep-up step). Then, by increasing positive bias-stress time, the drain current shift increases significantly leading to the failure of the device. Instead, by increasing negative bias-stress time, no larger increase of the drain current is observed and, the negative bias-stress always restores the drain current close to its original value. For wafer #1, the $I_{ds}(V_{gs})$ curves shifted in the opposite direction to that expected in response to the applied bias stress as the bias stress increases: a positive bias stress causes a negative shift and a negative bias stress causes a low positive shift. This was likely due to mobile ions being present [4].

In contrast, for wafer #2 the positive bias-stress yields lower drain currents compared to those obtained after the corresponding negative bias-stress. A positive bias stress causes a positive shift in the $I_{ds}(V_{gs})$ curves with an almost constant shape (but also, an increase of the leakage current), while for a negative bias stress, the curves hardly move from the initial one. Moreover, the sub-threshold slope of the curves does not show a large variation during the applied bias stresses, which indicates that the shift can be mainly described by the threshold voltage shift ΔV_{th} without mobility degradation. This demonstrates that for wafer #2, the creation of electron trapping states in the interface of active and dielectric layers by gate bias stressing is negligible (contrary to wafer #1) and, that ΔV_{th} is primarily due to trapping of electrons in the traps located in the interface or bulk dielectric layer and, results in a significant enhancement of the gate induced drain leakage current.

Typical threshold voltage shift (ΔV_{th}) values measured on the 4H-SiC MOSFETs as a function of stress time under different gate bias stress are shown in Fig. 5 for the 2 wafers. It shows that for MOSFETs on wafers pre-cleaned by O_2 plasma (wafer #1), by increasing positive bias-stress duration, threshold voltage shift (ΔV_{th}) increases and its magnitude becomes more negative. Instead, MOSFET devices with H_2 surface pre-treatment (wafer #2) exhibit low positive ΔV_{th} 's comparable to the best state of the art [4]. Based on these results, it demonstrates the benefit action of the *in-situ* surface preparation by hydrogen annealing before oxidation with respect to constant bias stress at low-field.




Fig. 5. Time dependence of ΔV_{th} oxidation (wafer #1) a

Summary

N-channel enhancement MOSFET based on oxynitridation in 100% the thermal budget compared to MOSFET performance, especially. Indeed, a considerable increase of reduction of the threshold voltage MOSFETs in the state of the art power electronics industry: mobile


The authors acknowledge the project MRTN-CT-2006-035735 (MAN)

References

- [1] P. T. Lai, J. P. Xu, and Y. C.
- [2] M. Grieb, N. Noborio, D. Pe Vol. 615-617 (2009), p. 52
- [3] K. Matocha, G. Dunne, S. St
- [4] A. J. Lelis, D. Habersat, R IEEE Trans. Elec. Vol. 55
- [5] A. J. Lelis, D. Habersat, R. C
- [6] P. Jamet, S. Dimitrijevic and I
- [7] A. Constant, N. Camara, p. 063508.
- [8] A. Constant, N. Camara, P. Soc. Vol. 157 (2010), p. 1
- [9] B. Zippelius, S. Beljakowa, V. V. Afanas'ev, Phys. Si
- [10] C.-Y. Lu, A. Cooper, T. IEEE Trans. Elec. Vol. 50

er are more efficiently passivated

devices integrating gate oxide in the threshold voltage and drain in Fig. 3 [4]. It consists in four was interrupted at fixed times to of 100 mV by sweeping the gate



C MOSFETs fabricated on the 2 ΔV_{th} V. For water #1, the $I_{ds}(V_{gs})$ in step) exhibit higher drain stress (the sweep-up step). Then, ΔV_{th} no larger increase of the drain current close to its site direction to that expected in a positive bias stress causes a ΔV_{th} likely due to mobile. This was likely due to mobile rain currents compared to those stress causes a positive shift in increase of the leakage current), initial one. Moreover, the sub- the applied bias stresses, which ΔV_{th} without mobility electron trapping states in the negligible (contrary to water #1) located in the interface or bulk induced drain leakage current. H-SiC MOSFETs as a function the 2 wafers. It shows that for increasing positive bias-stress becomes more negative. Instead, low positive ΔV_{th} 's comparable the benefit action of the *in-situ* respect to constant bias stress at

Summary

N-channel enhancement MOSFETs have been fabricated on 4H-SiC using a gate oxide process based on oxy-nitridation in 100% N₂O by RTP. This process has not only the advantage to reduce the thermal budget compared to classical oxidation, but also produces a significant improvement of MOSFET performance, especially when *in-situ* surface preparation by H₂ annealing is performed. Indeed, a considerable increase of the electron channel mobility is observed as well as a significant reduction of the threshold voltage and drain current instability. All together this makes our SiC MOSFETs in the state of the art when taking into account all the critical parameters for MOSFET power electronics industry: mobility and reliability.

The authors acknowledge the partial financial support of the EC through the Marie Curie Action MRTN-CT-2006-035735 (MANSiC Project).

References

- [1] P. T. Lai, J. P. Xu, and Y. C. Cheng, IEEE Trans. Electron Devices Vol. 46 (1999), p. 2311.
- [2] M. Grieb, N. Noborio, D. Peters, A. J. Bauer, P. Friedrichs, T. Kimoto, H. Rysse, Mat. Sci. For. Vol. 615-617 (2009), p. 521.
- [3] K. Matocha, G. Dunne, S. Soloviev, and R. Beaupre, IEEE Trans. Elec. Vol. 55 (2008) p. 1830.
- [4] A. J. Leis, D. Habersat, R. Green, A. Ogunniyi, M. Gurfinkel, J. Suehle, and N. Goldsman, IEEE Trans. Elec. Vol. 55 (2008) p. 1835.
- [5] A. J. Leis, D. Habersat, R. Green, N. Goldsman, Mat. Sci. For. Vol. 615-617 (2009), p. 809.
- [6] P. Jamet, S. Dimitrijevic and P. Tanner, J. Appl. Phys. Vol. 90 (2001), p. 5058.
- [7] A. Constant, N. Camara, P. Godignon, and J. Camassel, Appl. Phys. Lett. Vol. 94 (2009), p. 063508.
- [8] A. Constant, N. Camara, P. Godignon, M. Placidi, A. Pérez-Tomás, and J. Camassel, J. Electro. Soc. Vol. 157 (2010), p. 136.
- [9] B. Zippelius, S. Beljakowa, M. Krieger, G. Pensl, S. A. Reshanov, M. Noborio, T. Kimoto, and V. V. Afanas'ev, Phys. Status Solidi A Vol. 206 (2009), p. 2363.
- [10] C.-Y. Lu, A. Cooper, T. Tsuji, G. Chung, J. R. Williams, K. McDonald, and L. C. Feldman, IEEE Trans. Elec. Vol. 50 (2003), p. 1582.