EFFECT OF H2 ANNEALING ON OXIDE INTEGRITY IMPROVEMENT

Department of Materials Science and Engineering, North Carolina State University, Raleigh NC 27695-7916 J-G.Park and G.A.Rozgonyi

S. Ushio

Shin-Etsu Handotai Co., Ltd, Isobe R&D center, 13-1 Isobe 2-chome, Annaka-shi Gumma-Ken, Japan

K-C.Cho and C-S.Lee

Analysis Technology Department, Samsung Electronics, San #24, Nongseo-Lee, Kihung-Eup, Youngin-Gun, Kyungki-Do, Korea.

ABSTRACT

annealing BVox improvement. Finally, H2 annealing dissolves oxygen precipitates, thereby, it improves oxygen precipitate induced oxide integrity degradation. Once again the effect is limited to a depth of $\approx 2\mu m$. subsequent 2µm surface polishing also completely removes the H2 oxide breakdown failures, presumably due to the presence of D-defects. A completely eliminates the oxide integrity improvement. H₂ annealing also improves the BV_{0x} of $1000A^{\circ}$ oxides, but retains $\approx 30\%$ of B-mode type region near the surface. However, a subsequent 2µm surface polishing H₂ annealing at 1150°C for 30min prior to oxidation improves the TDDB of 190A° gate oxides by achieving a low interstitial oxygen concentration

INTRODUCTION

effect is investigated in detail. reported that samples hydrogen-annealed at 1150°C exhibit micro-pitting which roughens the surface, causing GOI degradation[9,10]. In this study, the effect of hydrogen annealing on the micro-defect reduction is discussed, and the depth limit of the hydrogen annealing In VLSI/ULSI fabrication, the thin gate oxide integrity(GOI) is a key factor in achieving high yield and reliability of devices. There are many sources for GOI degradation such as grown-in defects[1-3], metallic impurities[4], and micro-roughness[5]. Recently, with MeV implantation and flash memory devices[8]. On the negative side, it has been by reducing the denuded zone interstitial oxygen concentration, which is particularly useful hydrogen annealing is expected to increase the activation energy for micro-defect nucleation much effort has been made to eliminate micro-defects in the denuded zone, thereby hydrogen annealing above 950°C, which induces GOI improvement[6,7]. In addition, improving GOI. One method often utilized for reducing micro-defects near the surface is

EXPERIMENTAL

crystal pull rate of ≈ 1.5 mm/min, yielding a D-defect density from 1 to 7×10^{5} cm⁻³. Two carbon concentrations below the instrument sensitivity limit. They were grown with a The wafers used were primarily p-type, 5 ohm-cm, 150mm diameter CZ Si with

> was valued by bevel polishing at 1°9 and Wright etching for Imin. The D-defect density with a media-c-channel form. the leakage current reached -25µA/cm², and 66 capacitors per wafer were measured. It should be noted that the breakdown voltage for 1000Å oxides is very sensitive to the presence of D-defects while that for 200Å oxides is more sensitive to the presence of oxygen related defects[11]. The bulk oxygen precipitate density was measured by laser scattering tomography(LST), Model MO-411 (Mitsui Mining & Smelting Co., Ltd). For etching for 5min at room temperature. The D-defect sampling volume was 2.5mm(x-axis was done in an Epi-reactor. After hydrogen annealing, ~2µm was polished from the surface of some wafers in order to investigate the depth limit of the hydrogen annealing effect. Two wafers for each condition in Fig. 1 were oxidized, 200A oxides were grown at removing the denuded zone completely, ~ 50µm of the surface was etched off in HF/HNO₃/CH₃COOH, followed by polishing. Hydrogen annealing at 1150°C for 30min without a wedge-shaped flow pattern) were measured following a non-agitated Secco density(etch pits with a wedge-shaped flow pattern) and Secco etch pit density(etch pit detailed experimental flow is shown in Fig.1. A pre-annealing at 750°C for 20hrs was done in a horizontal furnace, followed by annealing at 1000°C for 10hrs in N₂ ambient. For BV_ox (time zero dielectric oxide breakdown) was defined as the applied voltage at which MOS capacitors with an area of 0.4cm² were fabricated using aluminum electrodes. The 820°C in a dry O₂ ambient, while 1000 A oxides were done at 1000°C in a wet O₂ ambient. in order to observe the effect of hydrogen annealing on interstitial oxygen diffusion. The different initial oxygen concentrations, ≈11.5 and ≈15.6 ppma (ASTM 1986), were chosen




Fig. 1. Experimental flow of present study

EXPERIMENTAL RESULTS

Oxide Integrity

A. Without a pre-annealing

Figures 2 (a) and (b) present 190Å BV_{0x} on low and high initial interstitial oxygen concentration [Oi] substrates as a function of H₂ annealing and subsequent 2µm surface polishing. Higher [Oi] leads to slightly lower BV_{0x}, which is almost independent of H₂ annealing and subsequent 2µm surface polishing. However, the TDDB of 190Å thick oxides depends strongly on [Oi], H₂ annealing, and subsequent 2µm surface polishing, as shown in Fig.3. Higher [Oi] leads to worse TDDB, while H₂ annealing at 1150°C for 30min improves TDDB. Note that the TDDB for wafers with subsequent 2µm surface polishing following H₂ annealing returns to the distribution observed for wafers without

 \approx 2.9MV/cm) which is attributed to the dissolution or shrinkage of D-defects by H2. However, a B-mode type oxide breakdown failure of \approx 30% still remains. Once again, the BV_{ox} for wafers with 2 μ m surface polishing following H2 annealing recovers to that for Figures 4(a) and (b) present 1000Å BV_{ox} data as a function of [Oi], H₂ annealing and subsequent 2µm surface polishing. Recall that B-mode type oxide breakdown failures(3-8MV/cm) for 1000Å oxides have been attributed to the presence of substrate D-defects[11]. wafers without H₂ annealing H2 annealing significantly improves the 1000 Å BVox between 2.5 and 3.3 MV/cm(average

B. With a pre-annealing plus 50 µm polishing

[Oi], H₂ annealing and subsequent 2µm surface polishing. A pre-annealing drastically decreases the 190A BV_{ox} between 6.1 and 6.5MV/cm(average ≈ 6.3MV/cm), compare Figs.2(c) and (d) with Figs.2(a) and (b); whereas, H₂ annealing greatly improves the 190A BV_{ox} between 5.85 and 6.05MV/cm(average ≈ 5.9MV/cm), as shown in Figs.2(c) and A pre-annealing at 750°C for 20hrs plus 1000°C for 10hrs in an N_2 ambient followed by 50 μ m surface removal produces an oxygen precipitate density in the 109 to 10¹⁰ cm⁻³ range. Figures 2(c) and (d) present the 190Å BV_{ox} for pre-annealed wafets as a function of range. returns to that for wafers without H2 annealing. (d). Again, 190A Byox for wafers with 2µm surface polishing following H₂ annealing

annealing and subsequent 2µm surface polishing. A pre-annealing significantly decreases the 1000Å BV_{ox} between 2.6 and 2.8MV/cm(≈ 2.7MV/cm), compare Figs.4(c) and (d) with Fig.4(a) and (b). H₂ annealing significantly improves the 1000Å BV_{ox} between 4.1 and 4.5MV/cm(average ≈ 4.3MV/cm), due to the dissolution of D-defects and oxygen precipitates. As before, the 1000Å BV_{ox} for wafers with 2µm surface polishing following H₂ annealing returns to that for wafers without H₂ annealing. Figures 4(c) and (d) presents 1000Å BV_{ox} for pre-annealed wafers as a function of H₂

Micro-defects Distributions

surface. Both pre-annealing and H₂ annealing do not change the D-defect density. Table 3 presents the Secco etch pit, i.e., etch pits without wedge shaped flow pattern, density near the surface. For waters without pre-annealing, the Secco etch pit density is less than the Table 1 presents the bulk oxygen precipitate(O/P) density, determined via laser scattering tomograph as a function of [Oi], pre-annealing, H₂ annealing, and subsequent 2µm surface polishing. As expected, higher [Oi] leads to higher bulk O/P density, and a pre-annealing drastically increases the bulk O/P density. Note that H₂ annealing does not change the bulk O/P density. Table 2 presents the D-defect density within ≈ 4µm from the leads to higher Secco etch pit density, indicating that Secco etch pits are O/Ps within ≈ 4µm from the surface. H₂ annealing reduces the Secco etch pit density by an order of and (c) present optical micrographs of the surface O/P distribution as a function following H_2 annealing recovers to that for wafers without H_2 annealing. Figures S(a), (b) magnitude, while Secco etch pit density for wafers with subsequent 2µm surface polishing detection limit of <1.2x10ocm-3. Otherwise, for wafers with pre-annealing, higher [Oi]

Table 1. Bulk oxygen precipitate density [cm⁻³] as a function of annealing and polishing

2.1×10^{10}	8.9x10 ⁸	pre-ann.+H2 ann.+2µm pol
2.2x10 ¹⁰	5.4x10 ⁸	pre-ann.+H2 ann.
2.1x10 ¹⁰	5.1x10 ⁸	pre-ann.
3.2x10 ⁶	1.6x10 ⁶	H2 ann. + 2μm pol.
3.9×10 ⁶	1.5x10 ⁶	H2 ann.
3.0×10^{6}	1.4x10 ⁶	as-grown
≈15.5 ppma	≈11.5 ppma	annealing condition \ [Oi]
		range is water on bon be conference account from

Table 2. D-defect(Flow Pattern) density [cm-3] as a function of annealing and polishing

1

density [cm-3] as a function of annealing and polishing

1.1x10 ¹⁰	2.1×10^{8}	pre-ann.+H2 ann.+2µm pol
7.9×10 ⁹	1.7×10 ⁷	pre-ann.+H2 ann.
5.0×10^{10}	2.9×10 ⁸	pre-ann.
N.D	N.D	H2 ann. + 2μm pol.
N.D	N.D	H2 ann.
N.D	N.D(< 2×10 ⁶)	as-grown
≈15.5 ppma	≈11.5 ppma	annealing condition
Time and portaining	able 3. Secon element definity ferm of as a miletion of afficating and poinsining	Table 5. Secon etcli pit delisity

of H₂ annealing and subsequent 2μm surface polishing for samples bevel polished and Secco etched. A pre-annealing followed by 50μm surface removal completely eliminates the denuded zone, resulting in the uniform distribution of O/Ps shown in Fig.5(a). H₂ annealing dissolves O/Ps within ≈2μm of the surface, see Fig.5(b); therefore, a subsequent 2μm surface polishing eliminates the region in which O/Ps were dissolved, as shown in Fig.5(c). Figure 6 presents the O/P depth profile from the surface, measured from Fig.5. For the pre-annealed wafer, O/Ps are uniformly distributed. For the hydrogen annealed wafer, the O/P density drastically decreases toward the surface. However, the subsequent 2μm surface polishing eliminates the low O/P region near the surface, thus, the O/P density slightly increases with depth. It should be noted that the O/P density for the hydrogen annealed wafer is less than that for wafers with subsequent 2μm surface polishing following H₂ annealing.

Interstitial Oxygen Concentration[Oi] Profile

Figure 7 presents [Oi] profiles as a function of annealing gas ambient and temperature. For annealing at 1200°C, near-surface [Oi] for wafers annealed in an H₂ ambient is lower than that for wafers annealed in an O₂ ambient. For the H₂ ambient, higher annealing temperature leads to lower near-surface [Oi]. The out-diffusion of interstitial oxygen from the bulk to the surface can be expressed by [12]

$$C(x,t) = Cs + (Cb - Cs)erf\left[\frac{x}{2\sqrt{Do \bullet t}}\right]$$
 (1)

where C_s is the interstitial oxygen concentration at the surface, C_b is the concentration in the bulk, and D_o is the oxygen diffusivity. Fitting the SIMS interstitial oxygen concentration profiles with Eqn.(1) yields C_s for each annealing ambient, as shown in Table.4. C_s for wafers annealed in a H_2 ambient is much lower than that for wafers annealed in an O_2 ambient. In addition, the diffusivity of interstitial oxygen, D_o , for H_2 annealed wafers obtained for this work was 17.58exp(-2.97eV/kT).

Table.4. Cs and Cs depending on annealing ambient

O ₂ , 1200°C, 1hr	H ₂ , 1200°C, 1hr	annealing condition
$\approx 1 \times 10^{17}$	< 1x10 ¹⁰	C_s (cm ⁻³)
≈ 1.23×10 ¹⁸	~ 1.53x10 ¹⁸	Сь(cm ⁻³)

DISCUSSION

Investigating the BV_{ox} dependence on oxide thickness(Tox) is a convenient mechanism for separating the origin of oxide breakdown failures, since D-defects and oxygen precipitates exhibit a different BV_{ox} dependence on Tox[11]. As shown in Fig.8, for Tox from 200 to 2000Å, BV_{ox} due to the presence of D-defects decreases with increasing Tox up to ≈ 1000 Å, and then increases with further increase in Tox. On the other hand, the oxide breakdown degradation due to the presence of oxygen precipitates attenuates with increasing Tox above 200Å, see Fig.9. Thus, the 200 or 1000Å BV_{ox} distribution will differentiate oxide breakdown failures due to the presence of D-defects from those due to oxygen precipitates. For wafers without pre-annealing, H_2 annealing improves both the

190Å TDDB and the 1000Å BV $_{\rm ox}$ by dissolving both oxygen precipitates and D-defects, but is only effective to a depth of \approx 2 μ m. It must be emphasized that H2 annealing for asgrown wafers improves 1000Å BV $_{\rm ox}$ \approx 2.9MV/cm by mainly dissolving or shrinking D-defects near the surface. A pre-annealing followed by removing the denuded zone drastically degrades oxide integrity, which is a function of oxide thickness; i.e. the oxygen precipitate induced BV $_{\rm ox}$ degradation is \approx 6.3 and \approx 2.7MV/cm for 190 and 1000Å, respectively, which is very consistent with our previous studies, as shown in Fig. 9. Also, for wafers with pre-annealing, H2 annealing improves 190 and 1000Å BV $_{\rm ox}$, but subsequent 2 μ m surface polishing eliminates the H2 annealing effect. In addition, it is evident that H2 annealing for pre-annealed wafers increases 190Å BV $_{\rm ox}$ \approx 5.9MV/cm, mainly by dissolving oxygen precipitates, while it increases 1000Å BV $_{\rm ox}$ \approx 4.3MV/cm by dissolving oxygen precipitates and dissolving or shrinking D-defects near the surface.

The detailed [Oi] profile in Fig.7 for H₂ annealed wafers enables us to understand the H₂ effect on 190Å TDDB. Recall that 190Å oxide growth consumes ≈ 84Å of Si. There are two possibilities for achieving low[Oi] within ≈ 84Å of the surface during H₂ annealing; i.e., hydrogen enhanced interstitial oxygen diffusivity and a high concentration gradient driving force for interstitial oxygen out-diffusion due to a very low C_r. A number of interstitial oxygen diffusivity and a high concentration gradient driving force for interstitial oxygen out-diffusivity and a high concentration gradient oxygen diffusivity in Si[20]. Figure 10 presents the simulated surface [Oi] profile with various interstitial oxygen diffusivities for wafers annealed at 1150°C for 30min in an H₂ ambient, where C_r and C_b were assumed to be ≈ 1.0x10¹0 and 1.2x10¹¹8cm⁻³, respectively. The hydrogen enhanced interstitial oxygen diffusivity in an O₂ ambient, where C_r and C_b were assumed to be ≈ 1.0x10¹0 and 1.2x10¹²8cm⁻³, respectively. The hydrogen enhanced interstitial oxygen diffusivity in an O₂ ambient (Mikkelson's diffusivity¹5). However, a low [Oi] within ≈ 84Å of the surface can be obtained by achieving very low C_r during H₂ annealing. First of all, H₂ annealing results in very low C_r, explained by considering chemical interaction of H₂ with SiO₂. The etching rate of SiO₂ at 1150°C in an Epi reactor is ≈ 4.5Åmin, see Fig.11 while the measured native oxide thickness for as-grown wafers was ≈ 11A°. Thus, H₂ annealing at 1100°C removes the native oxide within ≈ 3min allowing C_r to approach zero, similar to inert gas ambient, see Fig.12(a). On the other hand, O₂ annealing under 1 atm of pressure grows an oxide from the Si/Si/O₂ interface, which pins C_r tor H₂ annealing at 150°C line and the surface interstitial oxygen in bulk Si, i.e. ≈ 1x10¹¹Ccm⁻³, see Fig.12(a). Since C_r for H₂ annealing enhanced wafers is very low, a higher driving force for neatrestitial oxygen in the surface annealed waf

Oxygen precipitate dissolution during H₂ annealing enables us to understand the beneficial H₂ annealing effects on 190 and 1000Å BV_{0x} for pre-annealed wafers. Oxygen precipitates in the denuded zone degrade GOI due to the presence of oxygen precipitate induced stresses[11]. Since H₂ reacts chemically with bulk oxygen precipitates at 1150°C, precipitate dissolution occurs via the out diffusion of H₂O gas, see Fig.5; thus, H₂ annealing improves oxide integrity for pre-annealed wafers, see Figs 2 and 4. However, since H₂ diffusion into the bulk follows complementary error function, the dissolution rate of oxygen precipitates decreases deeper into Si bulk, allowing an oxygen precipitate density increase with depth, as shown in Figs.5(b) and 6. A subsequent 2µm surface polishing

removes the region with a low oxygen precipitate density, see Fig.5(c), resulting in eliminating the H_2 annealing effect on oxide integrity improvement.

H₂ annealing significantly improves 1000Å BV_{0x} for those wafers without pre-annealing, but still retains a D-defect induced B-mode type BV_{0x} failure rate of $\approx 30\%$. As before, the H₂ annealing benefits on 1000Å BV_{0x} is limited to the depth of $\approx 2\mu m$. Two possible ways for H₂ annealing to improve 1000Å BV_{0x} are either dissolution or shrinkage of D-defect near the surface. The shrinkage of D-defects increases the capping Si layer above the defect, reducing local oxide thinning at the defect site during oxidation and improving 1000Å BV_{0x}, which is similar to wafers grown with slow pull rate[23]. Since H₂ annealing in an Epi-reactor doesn't reduce the D-defect density $\approx 4\mu m$ from the surface, see Table 2, the D-defect shrinkage might be the dominant effect on 1000Å BV_{0x}. 2µm is very difficult to observe using conventional techniques, requiring development of a equilibrium vacancy concentration in the matrix during H₂ annealing; then, diffusing interstitial into the surface may shrink D-defects. However, the D-defect shrinkage within ≈ Frankel defect formation to reduce the surface energy allowing an increase in the improvement. Generally, H₂ annealing etches the native oxide on the Si surface and induces surface roughening by complexing with surface Si atoms. Thus, it can be hypothesized that interstitial silicon near the surface tends to diffuse into the surface via to the presence of local oxide thinning and oxidation induced stresses at the defect site[11] D-defects are cavities[21,22] which exhibit a minimum BV_{0x} for Tox of ≈ 1000Å due

CONCLUSION


concentration by achieving a low C_s , yielding an oxide integrity improvement. However, the H_2 annealing effect on oxide integrity is limited to a depth of $\approx 2\mu m$, since [Oi] beyond $\approx 2\mu m$ in H_2 annealing approaches [Oi] during O_2 annealing. H_2 annealing dissolves oxygen precipitates and shrinks D-defects, but the H_2 annealing effect on as-grown defect energy implantation. However, a strong intrinsic gettering effect by a H₂ annealing itself can not be expected, since the H₂ annealing effect is limited to the depth of \approx 2 μ m, which which can release oxygen precipitates pile up[8] and suppress defect formation in a high devices with shallow junction and high energy implantation, since it gives a low [Oi] region requires an optimization of initial [Oi] and thermal treatments in device fabrication. dissolution is also limited to the depth of $\approx 2\mu m$. Therefore, H₂ annealing will be useful in H2 annealing produces a surface region containing reduced interstitial oxygen

REFERENCES

- H. Yamagishi, I. Fugumura, N. Fujimara, and M. Katayama, Semicon. Sci. Technol 7, A 135(1992).
- T. Shtoh, Y. Murakami, H. Furuya, and M. Katayama, and T. Shingyouji, Appl. Phys. Lett. 64(3), 303(1992)
- [3] J. Umeno, S. Sadamitsu, H. Murakami, M. Hourai, S. Sumitra, and T. Shigematsu, Jpn. J. Appl. Phys, 32, L699(1993).
- [4] A. Ohsawa, K. Honda, R. Takazawa, T. Nakanishi, M. Aoki, and N. Toyokura, Semiconductor Silicon 1990, ed, H. R. Huff and K. G. Barraclough, ECS PV , p601.
- [5] M. Meuris, S. Verhaverbeke, P. W. Mertens, M. M. Heyns, L. Hellemans,
- [6] N. Adachi, H. Nishikawa, Y. Komatsu, H. Hourai, M. Sano, and T. Shigamitsu. Bruynseraede, and A. Philipossian, Jpn. J. Phys, 31, L1514(1992)

- Mater. Res. Soc. Symposium. Proc. Vol. 262, 815 (1992).
 [7] H. Kubota, M. Mumano, T. Amai, Miyashita, S. Samata, and M. Matsushida, Semiconductor Silicon 1994, ed, H. R. Huff, W. Berghoz, K. Sumino, ECS PV94-10, p225.
- [8] J. O. Borland and R. Koeslsch, Solid State Technology, Dec 1993, pl.
 [9] C. H. Omer, R. K. Lewis, and S. Aumick, J. Vac. Sci. Technol., A10, 2501(1992)
- [10] X. Xu, R. T. Kuehn, M. C. Ozturk, J. J. Wortmon, R. J. Nemanichi, G. S. Harris, and D. M. Maher, J. Electron. Mater., 22, 335 (1993).
 [11] J. G. Park, S. Ushio, K. C. Cho, J. K. Kim, and G. A. Rozgonyi, Diagonastic Techniques for Semiconductor Material and Device 1994, ed, D. K. Schroder, J. L. Benton, P. Raichoudhury, ECS PV94-33, p53.
 D. K. Schroder, J. L. Benton, P. Raichoudhury, ECS PV94-33, p53.
 [12] H. P. Ruiz and G. P. Pollack, I. Electrochem. Soc. 125, 1288 (1978).
 [13] R. A. Logan and A. J. Peters, J. Appl. Phys. 28, 882 (1957).
 [14] A. R. Bean and R. C. Newman, J. Phys. Chem. Solids 32, 1211 (1971).
 [15] H. J. Hrostowski and R. H. Kaiser, J. Phys. Chem. Solids 9, 214 (1959).
- [16] Y. Takano and M. Maki, Semiconductor Silicon 1973, H. R. Huff and

- R. R. Burgess, ed., Electrochem. Soc., 1973, p469.
 [17] J. C. Mikkelsen, Appl. Phys. Lett. 41, 871 (1982).
 [18] Y. Itoh and T. Nozaki, Japanese J. Appl. Phys. 24, 279 (1985).
 [19] J. Gass, H. H. Stussi, and S. Schweitzer, J. Appl. Phys. 51, 2030 (1980).
 [20] L. Zhong and F. Shimura, J. Appl. Phys. 73 (2), 707 (1993).
 [21] J. G. Park, H. Kirk, D. M. Lee, K. C. Cho, H. K. Lee, C. S. Lee, and G. A. Rozgonyi, The Degradation of Electronic Devices due to Device Operation as well as Crystalline and Process-induced Defects, cd., H. J. Queisser, J. E. Chung, K. E. Bean, and T. J. Schffner, ECS PV 94-1, p57.
 [22] J. G. Park, H. Kirk, Lee, K. C. Cho, H. K. Lee, C. S. Lee, and G. A. Rozgonyi, Semiconductor Silicon 1994, ed., H. R. Huff, W. Bergholz, and K. Sumino,
- [23] J. G. Park. "Nature of D-defects in Czochralski Silicon", Ph.D. Thesis, North ECS PV **94-10**, p370.
- Carolina State University (1994).



Cummulative Failure (%)

(ppma)

polishing (MV/cm)
no , 2.95
no , 2.95
2.95

yes yes

0

Cummulative Failure (%)

Cummulative Failure (%)

yes yes

100 1100

Cummulative Failure (%)

≈15.8, ≈15.8, ≈15.8,

no yes yes

no yes

6

Electric Field (MV/cm)

10

190A° BV_{0X}

with pre-annealing and low [Oi]

100

with pre-annealing and high [Oi

190°A BV

Electric Field (MV/cm)

10

190A° BV_{ox}

190A° BV

100

0

, anneal

polishing (MV/cm

(a) without pre-annealing and low [O]

8

Ö

, anneal

(b) without pre-annealing and high

Fig.2. 190Å BVox as a function of [Oi], pre-annealing, H₂ annealing, and subsequent 2µm

Electric Field (MV/cm)

Electric Field (MV/cm)

yes yes

no yes по

polishing.

Fig.4. 1000Å BVox as a function of [Oi], pre-annealing, H2 annealing, and subsequent 2μm







Fig.3. 190Å TDDB as a function of [Oi], H2 annealing, and subsequent 2µm polishing

(b) H₂ annealing

(a) As-grown



(c) H₂ annealing + 2µm surface polishing




Fig.5. Surface oxygen precipitate distribution on bevel polished and Secco etched samples as a function of H₂ annealing and subsequent 2μm polishing. [Oi] for used wafers were ≈15.8 ppma.




Fig.8. Dependence of BV_{OX} on Tox as a function of the D-defect density. (a) = 2×10^5 cm⁻³ and(b) = 1×10^3 cm⁻³.




Fig.9. BV_{0x} degradation due to the presence of O/Ps as a function of Tox. Fig. 10. Simulation of oxygen diffusivity dependence on [Oi].




Fig.11. SiO₂ etch rate in an Epi-reactor.





Fig.12. Schematic illustration showing the oxygen out-diffusion



near the surface. in the bulk

GATE OXIDE INTEGRITY IN DRAM DEVICES: THE INFLUENCE OF SUBSTRATE D-DEFECTS

Department of Materials Science and Engineering, North Carolina State University, Raleigh NC 27695-7916 J-G.Park and G.A.Rozgonyi

and

C-S.Lee and S-P.Choi

Analysis Technology Department, Samsung Electronics, San#24, Nongseo-Lee, Kihung-Eup, Youngin-Gun, Kyungki-Do, Korea.

ABSTRACT

improves the gate oxide integrity by alleviating the oxide thinning at the convex injection using dry oxidation at 1200°C for 2hr improves the gate oxide integrity by dissolving the D-defects near the surface. Also, a dry/wet oxidation mixture and roughening of the Si/SiO2 interface. Defect engineering via interstitial silicon defect induced etch pits degrade the gate oxide integrity by causing oxide thinning and subsequently appear as shallow etch pits during DRAM process. These D-The presence of D-defects in as-grown CZ Si directly affects the gate oxide integrity in D-RAM devices. D-defects have been identified as cavities in as-grown wafers edge of the D-defect induced etch pits.

INTRODUCTION

examining low volume density micro-defects, it has been debated [3,6] which as-grown defect, D-defects or LSTDs, is the dominant source for gate oxide integrity degradation. Both defect densities are known to be bulk related since they each increase with crystal pull rate which leads to higher GOI failures [1,10]. However, the D-defect induced BV_{0x} dependence on Tox can be used to distinguish it from LSTDs. As shown in Fig.2, the D-defects are the contraction of shown in Fig.1. The D-defect related oxide breakdown (BV $_{ox}$) depends strongly on oxide thickness, peaking at $\approx 1000 \text{\AA}$, see Fig.2. When the oxide collapses into the D-defect, shallow etch pits form prior to gate oxide growth in DRAM devices. An illustration from a significantly reduces the D-defect density(solid circles), improving the BV_{ox} for Tox of ≈ on half of a wafer, as shown in Fig.4. It is evident that interstitial injection via oxidation interstitial injection does not change the LSTD density[10]. We confirmed the different nature between D-defects and LSTDs using a mask to prevent interstitial silicon injection completed D-RAM process is shown in Fig.3. Because of the difficulties inherent in defects (LSTDs)[1-3]. In addition, separation of surface particles from as grown defects after SCI cleaning has been extensively researched[4-6]. We have presented[7-9] detailed density is significantly reduced by interstitial silicon injection[1]. On the other hand, defects exhibit the lowest average BV_{ox} for Tox of ≈ 1000A. In addition, the D-defect in non-agitated Secco etching), oxygen precipitates, and Laser Scattering Tomography gate oxide integrity (GOI), particularly D-defects(etch pits with wedge shaped flow patterns These defects induce large variations in oxide thickness(Tox) around the defect site, as breakdown sites which revealed the D-defects to be cavities of 0.25 to $0.5\mu\mathrm{m}$ in diameter X-TEM data on the nature of D-defects in CZ Si via a one-to-one correlation of MOS/EBIC Recently, much effort has been made in characterizing the effect of as-grown defects on