SURFACE AND INTERFACE DEPLETION CORRECTIONS TO FREE CARRIER-DENSITY DETERMINATIONS BY HALL MEASUREMENTS

AMITABH CHANDRA, COLIN E. C. WOOD, DAVID W. WOODARD and LESTER F. EASTMAN Cornell University, School of Electrical Engineering, Ithaca, NY 14853, U.S.A.

(Received 2 September 1978; in revised form 9 December 1978)

Abstract—Errors in the determination of (N_D-N_A) for semiconductor epitaxial layers by the Hall method can result if corrections for carrier depletion are omitted in the calculations. Simple practical procedures are discussed to correct for carrier depletion that occurs in epitaxial layers at their free surfaces, and their interfaces with semi-insulating substrates. Theoretical estimates of carrier depletion in GaAs indicate that depletion regions can extend several microns into high purity epitaxial layers, and can cause (N_D-N_A) to be considerably underestimated. Experimental evidence is presented in support of the theory.

NOTATION

 N_D - N_A net donor density (assumed equal to the free electron concentration), m

free carrier density per unit area, m⁻²

V_H Hall factor, dimensionless

current, amperes

magnetic field, Wb/m²

electronic charge, C

V_H Hall voltage, V

free electron density

electrical thickness of epilayer, m

metallurgical thickness of epilayer, m

effective surface depletion thickness, m

effective interface depletion thickness, m

 V_{BS} built in potential at surface, volts

surface barrier height, volts

Boltzman constant, eV/K

temperature, °K

effective density of states at conduction band edge, cm⁻³ N_c

fermi level at surface, eV

conduction band minimum at surface, eV E_{CS}

effective mass (density of states) of electrons, g m*

real electron mass, g mo

dielectric constant (static)

permitivitty of free space farads/meter €o

density of unfilled electron traps

built in potential at interface V_{BI}

conduction band mimimum, eV

trap level, eV

band bending at interface on n side

 V_{SI} band bending at interface on SI side

debye length in epilayer, meters λn

band gap, eV Ε.

measured electron mobility of n epilayer grown on p^+ conversion layer, cm²/V.sec

 μ_p

hole mobility in p^+ converted layer sheet conductivity of n epilayer, mhos

sheet conductivity of p+ converted layer, mhos σ_{\Box_p}

electrical thickness of n epilayer, cm

electrical thickness of p + layer, cm.

Note: In all equations, mksc units are used unless specifically mentioned otherwise. However, after calculations, several of the quantities may be converted to practical units, and quoted thus.

1. INTRODUCTION

Characterization of semiconductor epitaxial layers usually includes the determination of free carrier density $(N_D-N_A)^{\dagger}$ by Hall measurement and C-V profiling. This paper draws attention to errors which can be made in interpreting the data from the former method if depletion effects caused by surface state pinning of the Fermi level and the band bending at the interface with semi-insulating substrates are not considered. For uniform samples, Hall measurements essentially determine the free carrier density per unit area, Q, given by

$$Q = \frac{r_H IB}{a V_{tt}} \tag{1}$$

where r_H is the Hall scattering factor, I the current, B the magnetic field normal to the current, V_H the Hall voltage normal to both I and B, and q the electronic charge.

The free carrier density per unit volume, n, can be obtained from O by the equation

$$n = \frac{Q}{L},\tag{2}$$

where L is the thickness of the region that is electrically conducting. This may not be the same as the metallurgical thickness of the epilayer, l_m .

2. FREE SURFACE DEPLETION

In fact, if surface states pin the Fermi level at the surface to a value E_{FS} in the forbidden gap, (as is usually the case for air exposed or chemically prepared semiconductor surfaces), then carrier depletion occurs in the region below the surface. Depleted carriers become trapped in immobile surface states and do not contribute to the electrical conductivity and hence the Hall voltage [1].

The built-in potential V_{BS} is given by

$$V_{BS} = \phi_B - \frac{kT}{q} \ln \frac{N_c}{N_D - N_A}$$
 (3)

[†]Strictly speaking the free carrier density can be significantly less than N_D-N_A at low temperatures and higher carrier densities (>10¹⁵), however in most cases at room temperature the ionization is close to 100%.

where $\phi_B = E_{CS} - E_{FS}$, k is the Boltzmann constant, T is the temperature, N_c is the effective density of states at the conduction band minimum, and E_{FS} and E_{CS} are the Fermi level and the conduction band minimum respectively at the surface (Fig. 1). N_c is obtained from [2]

$$N_c = 4.83 \times 10^{15} \times (m_n^*/m_o)^{3/2} T^{3/2} \text{ cm}^{-3}$$

where (m_n^*/m_o) is the relative density of states effective mass of electrons.




Fig. 1. Simplified model of surface band bending associated with surface state pinning of the Fermi level.

In the abrupt depletion edge approximation, this leads to a depletion width at the surface given by

$$\left[\frac{2\epsilon\epsilon_0 V_{\rm BS}}{q(N_{\rm D}-N_{\rm A})}\right]^{1/2}$$

where ϵ_0 is the permittivity of free space, and ϵ is the relative permittivity of the semiconductor. More accurately, the effective depletion width l_s , defined as the ratio of the charge depleted per unit area to N_D - N_A is obtained by [3].

$$l_s = \left[\frac{2\epsilon\epsilon_0(V_{BS} - kT/q)}{q(N_D - N_A)}\right]^{1/2}.$$
 (4)

Using eqns (3) and (4), if ϕ_B is known, then l_s can be calculated as a function of (N_D-N_A) .

In the specific case of GaAs, it has been found from $1/C^2$ vs V extrapolations for Schottky barriers evaporated in situ onto M.B.E. films that the Fermi level is pinned in all normal surfaces at approximately 0.6 eV below the conduction band [4]. Photoemission measurements agree with this value [5].

Higher values determined by metal Schottky barrier I-V and $C^{-2}-V$ extrapolations have been shown[6] to be caused by interfacial oxides, and as such do not contribute to the surface region depletion. Thus the lowest measured value of the surface barrier height should be used in the corrective procedure suggested herein.

Figure 2(a) shows the surface depletion width l_a calculated for GaAs using $\phi_B = 0.6 \text{ eV}$ plotted vs $N_D - N_A$.

3. INTERFACE DEPLETION

Carrier depletion from the layer at its interface with the SI substrate depends on the density of free carriers

 (N_D-N_A) in the epilayer relative to the density of unfilled electron traps N_T in the substrate. (These traps could be unionized deep acceptors, such as chromium, or ionized deep donors, such as oxygen).

Electrons diffuse from the n region to the substrate and become trapped in the unfilled deep levels, where they are immobilized. The space charge region on the semi-insulating side has a negative density N_T . The contact potential, given by

$$V_{BI} = \frac{(E_C - E_T)_{SI}}{q} - \frac{kT}{q} \ln \frac{N_c}{N_D - N_A}$$
 (5)

(where E_T is the energy level of the electron traps) is divided into components V_n and V_{SI} equal to the band bending on the n and the SI sides of the interface respectively (Fig. 3 a). Assuming, for simplicity, the abrupt space charge region approximation, V_n is obtained from the equations

$$V_n + V_{SI} = V_{BI}$$
$$V_n / V_{SI} = N_T / (N_D - N_A)$$

so that

$$V_n = V_{BI} \left[1 + \frac{N_D - N_A}{N_T} \right]^{-1}, \tag{6}$$

which leads to a general expression for the interface depletion width

$$l_i = \left[\frac{2\epsilon\epsilon_0(V_n - kT/q)}{q(N_D - N_A)}\right]^{1/2} \tag{7}$$

in analogy with eqn (4).

The density N_T varies widely for commercially available semi-insulating GaAs, typically in the range 10^{15} – 10^{17} cm⁻³ and its value is not usually available, or easily determined. This restricts the usefulness of eqns (6) and (7). However, for low doped n^- layers (FET buffer layers, for example) with n in the 10^{13} or 10^{14} cm⁻³ range, N_D – N_A can be assumed $\ll N_T$, so then $V_n \simeq V_{BI}$ (Fig. 3 b) and

$$l_i = \left[\frac{2\epsilon\epsilon_0(V_{BI} - kT/q)}{q(N_D - N_A)}\right]^{1/2}.$$
 (8)

The chromium trap level in GaAs has been measured to be approximately 0.75 eV below E_c [7,8]. Using this value, l_i is plotted vs (N_D-N_A) in Fig. 2(b).

At the other extreme, if (N_D-N_A) is $\gg N_T$, as can be the case for FET active layers grown directly on SI substrates, partial depletion occurs in the epilayer to a depth of the order λ_D , where

$$\lambda_D = \left[\frac{\epsilon \epsilon_0 kT}{q^2 (N_D - N_A)}\right]^{1/2}$$

is the Debye length of the *n* layer. For N_D - N_A = $10^{17} \, \mathrm{cm}^{-3}$ in GaAs, λ_D at 300°K is $\approx 140 \, \mathrm{Å}$, so l_i can usually be neglected. Furthermore, the space charge




Fig. 2. The estimated (a) surface depletion width l_i , and (b) interface depletion width l_i , as functions of free carrier densities in n: GaAs at 77 and 295°K.




Fig. 3. Simplified band diagrams at the *n* epilayer–SI substrate interface for: (a) $N_D-N_A \approx N_T$; (b) $N_D-N_A \ll N_T$, and (c) $N_D-N_A \gg N_T$; where N_T excess trap density in the substrate.

created in the substrate by electrons diffusing in from the epilayer, consists largely of free carriers (Fig. 3c) within a few debye lengths from the interface. This further reduces the effective interface depletion width.

The electrical thickness of the epilayer should hence be taken as $l_e = l_m - l_s - l_t$ to account for surface and interface depletion.

Of course, for homogeneous Hall samples, the correction would be $l_e = l_m - 2l_s$.

4. PRACTICAL APPLICATIONS

(1) High purity GaAs "buffer layers"

It is seen from Fig. 2 that for high purity material, the total depletion thickness can be several microns. To achieve high purity epitaxial layers by LPE, it becomes necessary to grow at low temperatures ($\approx 700^{\circ}$ C)[9]. This significantly limits the thickness of epilayers that can be grown conveniently (to about 15 μ). In such situations, the thickness correction factor l_m/l_e for N_D-N_A can be considerable. Indeed, if l_s+l_t exceeds l_m , the entire layer will be depleted, and no conduction will be observed in the absence of light.

(2) GaAs FET layers

Another practical situation that requires correction for depletion, is the characterization of submicron GaAs FET active layers doped at $=10^{17}$ cm⁻³ grown on seminsulating substrates with or without a high sheet resistivity buffer layer. In Fig. 4, calculated values of the apparent (N_D-N_A) are plotted the real (N_D-N_A) assuming $l_e = l_m - l_s$.

(3) Surface conversion

A third practical case to be considered is that of surface electrical conversion of semi-insulating substrates on heat treatment [10]. When quantitative estimation of the free carrier density formed by conversion is carried out by sheet conductivity or Hall measurements, e.g. [11], the surface and interfacial depletion corrections will result in an underestimation of the extent of conversion or indicate no conversion at all.

Finally, if a layer is grown on such a semi-insulating substrate with a p^+ converted surface, not only does the p^+ layer cause a depletion width given by eqn (8), with

$$V_{BI} \simeq \frac{1}{q} \left\{ E_g - kT \ln \frac{N_c}{N_D - N_A} \right\}$$

but it can also conduct in parallel with the epilayer,† causing the measured value of the electron mobility in the layer, μ'_n to be low. For such a case a simple analysis shows that

$$\mu_n' = \frac{\sigma_{\square n} \mu_n - \sigma_{\square p} \mu_p}{\sigma_{\square n} + \sigma_{\square p}} \tag{9}$$

where $\sigma_{\square n} = qnt_n\mu_n$ is the sheet conductivity of the n




Fig. 4. Calculated curves for apparent net donor density vs real net donor density in GaAs at room temperature, for $N_D - N_A \gg N_T$, assuming $\phi_B = 0.6 V$, for various epilayer thicknesses l_m : (For $(N_D - N_A) \gg N_T$ interface depletion is unimportant).

layer, $\sigma_{\square p} = qpt_p\mu_p$ is the sheet conductivity of the p^+ conversion layer, t_n and t_p are the electrical thickness of the n and the p^+ layers, and μ_n and μ_p are the majority carrier mobilities in the two regions.

Usually $\sigma_{\square n}\mu_n \ll \sigma_{\square o}\mu_p$, which gives

$$\mu_n' \simeq \mu_n (1 + \sigma_{\square n} / \sigma_{\square n}). \tag{10}$$

This discussion has treated only n type material. However, p-type material is subject to an analogous treatment. Fermi level pinning by surface states causes band bending in the opposite direction, and a depletion region exists at the surface. An analogous treatment is also valid at the interface with a semi-insulating substrate, where the density of excess electron traps, N_T , is replaced by the density of occupied deep levels.

5. EXPERIMENTAL RESULTS

As an example of the application of the foregoing concepts, Fig. 5 shows the results of a Hall study of Sn doping in 16 epilayers of varying thickness listed in Table 1 grown on semi-insulating substrates by liquid phase epitaxy. The magnetic field for the measurements was 2 kg, and the sample type was a 6 point "bridge" ultrasonically cut through the epilayer with the substrate remaining to support the layer and its contact arms. The lower line in Fig. 5 is a least squares fit to the uncorrected net carrier concentration calculated from eqns (1) and (2), with the values of r_H obtained from theoretical calculations to be published by Chandra [12]. The upper line is a least squares fit to the points after they have been adjusted for surface and interface depletion widths found from Figs (2a) and (2b), respectively, using

[†]This will happen when the tin dots used for alloyed ohmic contacts to the epilayer also form $n^+ - p^+$ junctions with the underlying p^+ conversion region, and when the voltages that a develop across the contacts cause these junctions to break down.




Fig. 5. N_D-N_A as a function of Sn concentration in the melt for the epilayers listed in Table 1.

Wafer No.	Thickness, l _m (μm)	[Sn] at%	Hall factor, r _H	$\frac{r_H IB}{q \text{ eV}_H l_m} \times 10^{14} \text{ cm}^{-3})$	$\frac{r_H IB}{q \text{ eV}_H [l_m - (l_s + l_i)]} \\ (\times 10^{14} \text{ cm}^{-3})$
3652-12-130	21.1	0.0069	1.15	0.973	1.30
3652-12-132	18.0	0.0069	1.15	0.584	0.898
SI-637	5.0	0.0072	1.21	0.269	1.96
3652-104A	5.4	0.010	1.23	0.938	2.80
3652-104B	5.5	0.010	1.18	1.28	3.23
3652-105A	8.1	0.010	1.22	1.33	2.50
SI638	6.8	0.0145	1.24	1.63	3.22
3652-2-126	10.4	0.0199	1.20	3.39	4.63
SI-639	5.0	0.0215	1.23	3.07	6.37
SI-643	6.4	0.0237	1.28	4.22	6.91
SI-644	5.1	0.0237	1.26	3.28	6.64
SI-640	3.7	0.0286	1.26	3.96	8.77
SI-64Î	4.4	0.358	1.26	5.50	9.83
652-106A	8.7	0.040	1.29	8.39	10.64
3652-109	5.0	0.040	1.29	6.34	10.17
SI-642	3.7	0.082	1.37	16.3	24.22

Table 1. Properties of epilayers at 77°K

an iterative procedure. Also indicated by the circled points are values of N_D - N_A obtained from Schottky barrier capacitance measurements on 3 epilayers with Sn doped n^+ substrates, grown simultaneously with 3 of the Hall samples. It can be seen that depletion correction have produced agreement between Hall and capacitance measurements within 12% which is just within the experimental errors for the two methods. Without the correction there is a 30% discrepancy at 1×10^{15} /cm³, and even larger percentage discrepancies at lower doping.

Possible differences in carrier concentration in epilayers on the two types of substrate due, for example, to diffusion from the substrate, have been discounted on the basis of the following: (1) The doping profile of layers on the n^+ substrates is flat to within a few percent over 90% of the thickness; (2) Capacitance measure-

ments made on other epilayers on semi-insulating substrates are in agreement with these results as long as the undepleted portion of the layer is thick enough to avoid contribution of a significant series resistive component to the diode impedance; (3) Properties of the layers are unaffected by differences in growth time; (4) Analysis of 77°K mobility indicates on the order of only 1.5 × 10¹⁴/cm³ residual ionized impurities, and (5) The results are in agreement with other measurements of the Sn distribution coefficient made on layers with higher doping times thickness product [13]

Acknowledgements—The authors are grateful for helpful discussion with Drs. D. V. Morgan and J. Devlin. We are also indebted to the following agencies for support during the execution of this publication: Amitabh Chandra—Office of Naval Research; Colin E. C. Wood—Army Research Office; David Woodard—Air Force Office of Scientific Research.

REFERENCES

- D. Woodard, Presented at Workshop on Compound Semiconductor materials and Devices, San Francisco, Califorina, Feb. (1978), Proc. unpublished.
- J. P. McKelvey, Solid State and Semiconductor Phys. p. 265. Harper Row, New York.
- 3. A. M. Goodman, J. Appl. Phys. 34, 329 (1963).
- J. Massies, P. Devoldere, P. Etienne and N. T. Linh, Proc. Int. Vac. Conf., Vienna, p. 639 (1977).
- P. Pianetta, I Lindau, W. E. Spicer and C. M. Garner, Proc. 7th Int. Vac. Conf., 23rd Int Conf. Solid Surfaces, (Vienna 1977), p. 615.
- B. R. Pruniax and A. C. Adams, J. Appl. Phys. 43, 1980, (1970).

- 7. D. C. Look, Solid St. Comm. 24, 825 (1977).
- 8. G. M. Martin, A. Mitonneau and A. Mircea, *Electron Lett.* 13, 192 (1977).
- H. Morkoc and L. F. Eastman, J. Cryst. Growth 36, 109 (1976).
- J. Barrera, Proc. Cornell E. E. Conf. on Active Semiconductor Devices for Microwave and Integrated Optics, p. 135. Cornell University, College of Electrical Engineering (1975).
- 11. W. Y. Lum and H. H. Wieder, Appl. Phys. Lett. 31, 213 (1977).
- 12. A. Chandra, Ph.D. thesis, Cornell University (1979).
- 13. M. B. Panish, J. Appl. Phys. 44, 2659 (1973).